An Energy-Efficient Design Paradigm for a Memory Cell Based on Novel Nanoelectromechanical Switches

In this chapter, we explain NEMsCAM cell, a new content-addressable memory (CAM) cell, which is designed based on both CMOS technologies and nanoelectromechanical (NEM) switches. The memory part of NEMsCAM is designed with two complementary nonvolatile NEM switches and located on top of the CMOS-based comparison component. As a use case, we evaluate first-level instruction and data translation lookaside buffers (TLBs) with 16 nm CMOS technology at 2 GHz. The simulation results demonstrate that the NEMsCAM TLB reduces the energy consumption per search operation (by 27%), standby mode (by 53.9%), write operation (by 41.9%), and the area (by 40.5%) compared to a CMOS-only TLB with minimal performance overhead.

[1]  Kaustav Banerjee,et al.  Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[2]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[3]  Kailash Gopalakrishnan,et al.  Overview of candidate device technologies for storage-class memory , 2008, IBM J. Res. Dev..

[4]  Chen Dong,et al.  Architecture and performance evaluation of 3D CMOS-NEM FPGA , 2011, International Workshop on System Level Interconnect Prediction.

[5]  R. Howe,et al.  Laterally Actuated Platinum-Coated Polysilicon NEM Relays , 2013, Journal of microelectromechanical systems.

[6]  T. Endoh,et al.  A content addressable memory using magnetic domain wall motion cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[7]  Donggun Park,et al.  NEMS switch with 30 nm thick beam and 20 nm high air gap for high density non-volatile memory applications , 2007 .

[8]  Piero Olivo,et al.  Reliability and performance characterization of a mems-based non-volatile switch , 2011, 2011 International Reliability Physics Symposium.

[9]  Onur Mutlu,et al.  Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.

[10]  Takahiro Hanyu,et al.  Quaternary 1T-2MTJ Cell Circuit for a High-Density and a High-Throughput Nonvolatile Bit-Serial CAM , 2012, 2012 IEEE 42nd International Symposium on Multiple-Valued Logic.

[11]  Kyoung-Rok Cho,et al.  Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  K. Pagiamtzis,et al.  Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.

[13]  Trevor N. Mudge,et al.  Virtual Memory: Issues of Implementation , 1998, Computer.

[14]  Vladimir Stojanovic,et al.  Integrated circuit design with NEM relays , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[15]  Chung Lam,et al.  Demonstration of CAM and TCAM Using Phase Change Devices , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[16]  V. Pott,et al.  Design and Scalability of a Memory Array Utilizing Anchor-Free Nanoelectromechanical Nonvolatile Memory Device , 2012, IEEE Electron Device Letters.

[17]  Lieven Eeckhout,et al.  Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation , 2011, 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC).

[18]  Jian-Gang Zhu,et al.  Magnetoresistive Random Access Memory: The Path to Competitiveness and Scalability , 2008, Proceedings of the IEEE.

[19]  Osman S. Unsal,et al.  NEMsCAM: A novel CAM cell based on nano-electro-mechanical switch and CMOS for energy efficient TLBs , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[20]  H.-S. Philip Wong,et al.  Efficient FPGAs using nanoelectromechanical relays , 2010, FPGA '10.

[21]  Jin-Woo Han,et al.  Monolithic integration of NEMS-CMOS with a Fin Flip-flop Actuated Channel Transistor (FinFACT) , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[22]  Weizhong Wang.  Magnetic Content Addressable Memory Design for Wide Array Structure , 2011, IEEE Transactions on Magnetics.

[23]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[24]  H.-S. Philip Wong,et al.  Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[25]  M.D. Berg,et al.  Single-Event Upsets and Multiple-Bit Upsets on a 45 nm SOI SRAM , 2009, IEEE Transactions on Nuclear Science.

[26]  R. Howe,et al.  Design Considerations for Complementary Nanoelectromechanical Logic Gates , 2007, 2007 IEEE International Electron Devices Meeting.

[27]  Kaustav Banerjee,et al.  Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture , 2002, Proceedings International Symposium on Quality Electronic Design.

[28]  Tsu-Jae King Liu,et al.  4-terminal relay technology for complementary logic , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).