Low power technology mapping by hiding high-transition paths in invisible edges for LUT-based FPGAs

Considering that the connection switches possessing large resistance and capacitance in lookup-table-based (LUT-based) Field Programmable Gate Array (FPGA) routing channels consume a great portion of total power, a power-saving technology mapping algorithm is proposed tending to reduce the transition density on "visible" edges of the mapped logic circuits by hiding the paths with high transition activity in "invisible" edges. Meanwhile, the number of LUTs is also kept optimally small compared to prior technology mapping method. Finally, detailed simulation results of certain benchmark circuits are presented to verify the performance of the proposed algorithm.

[1]  Sharad Malik,et al.  Technology Mapping for Low Power , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  J. Burr,et al.  CMOS technology scaling for low voltage low power applications , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[3]  Chi-Ying Tsui,et al.  Technology Decomposition and Mapping Targeting Low Power Dissipation , 1993, 30th ACM/IEEE Design Automation Conference.

[4]  Farid N. Najm,et al.  Transition density: a new measure of activity in digital circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Tadahiro Kuroda,et al.  Low power CMOS digital design for multimedia processors , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).