Theoretical modeling of superscalar processor performance
暂无分享,去创建一个
[1] David W. Wall,et al. Limits of instruction-level parallelism , 1991, ASPLOS IV.
[2] book,et al. Computer Architecture , a Quantitative Approach , 1995 .
[3] Monica S. Lam,et al. Limits of Control Flow on Parallelism , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.
[4] Norman P. Jouppi,et al. The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance , 1989, IEEE Trans. Computers.
[5] Michael J. Flynn,et al. Instruction Window Size Trade-Offs and Characterization of Program Parallelism , 1994, IEEE Trans. Computers.
[6] Trung A. Diep,et al. EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors , 1993, MICRO 1993.
[7] Guang R. Gao,et al. On the limits of program parallelism and its smoothability , 1992, MICRO.
[8] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[9] Todd M. Austin,et al. Dynamic dependency analysis of ordinary programs , 1992, ISCA '92.
[10] Andrew Wolfe,et al. Two-ported cache alternatives for superscalar processors , 1993, MICRO 1993.
[11] Trung A. Diep,et al. EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors , 1993, MICRO.