Impact of NBTI on SRAM read stability and design for reliability

Negative bias temperature instability (NBTI) has the potential to become one of the main show-stoppers of circuit reliability in nanometer scale devices due to its deleterious effects on transistor threshold voltage. The degradation of PMOS devices due to NBTI leads to reduced temporal performance in digital circuits. We have analyzed the impact of NBTI on the read stability of SRAM cells. The amount of degradation in static noise margin (SNM) which is a measure of the read stability of the 6-T SRAM cell has been estimated using reaction-diffusion (R-D) model. We propose a simple solution to recover the SNM of the SRAM cell using a data flipping technique and present the results simulated on BPTM 70nm and 100nm technology. We also compare and evaluate different implementation methodologies for the proposed technique

[1]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[2]  J. Babcock,et al.  Transient effects and characterization methodology of negative bias temperature instability in pMOS transistors , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[3]  C. Chou,et al.  Negative bias temperature instability (NBTI) in deep sub-micron p/sup +/-gate pMOSFETs , 2000, 2000 IEEE International Integrated Reliability Workshop Final Report (Cat. No.00TH8515).

[4]  H. Usui,et al.  Time and voltage dependence of degradation and recovery under pulsed negative bias temperature stress , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[5]  M.A. Alam,et al.  Mechanism of negative bias temperature instability in CMOS devices: degradation, recovery and impact of nitrogen , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[6]  S. John,et al.  NBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[7]  Vijay Reddy,et al.  Impact of negative bias temperature instability on product parametric drift , 2004 .

[8]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[9]  J.G. Massey,et al.  NBTI: what we know and what we need to know - a tutorial addressing the current understanding and challenges for the future , 2004, IEEE International Integrated Reliability Workshop Final Report, 2004.

[10]  Daniela De Venuto,et al.  International Symposium on Quality Electronic Design , 2005, Microelectron. J..

[11]  B.C. Paul,et al.  Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.

[12]  Muhammad Ashraful Alam,et al.  A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..

[13]  M.A. Alam,et al.  Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs , 2004, IEEE Transactions on Electron Devices.

[14]  John S. Suehle,et al.  Negative bias temperature instability of deep sub-micron p-MOSFETs under pulsed bias stress , 2002, IEEE International Integrated Reliability Workshop Final Report, 2002..

[15]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .

[16]  J.S. Suehle,et al.  Mechanism of dynamic NBTI of pMOSFETs , 2004, IEEE International Integrated Reliability Workshop Final Report, 2004.

[17]  M. Khare,et al.  Mechanism and process dependence of negative bias temperature instability (NBTI) for pMOSFETs with ultrathin gate dielectrics , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[18]  Ananth Somayaji Goda,et al.  Design for degradation: CAD tools for managing transistor degradation mechanisms , 2005, Sixth international symposium on quality electronic design (isqed'05).

[19]  M.A. Alam,et al.  A critical examination of the mechanics of dynamic NBTI for PMOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[20]  S. Natarajan,et al.  Impact of negative bias temperature instability on digital circuit reliability , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[21]  N. Revil,et al.  Oxide field dependence of interface trap generation during negative bias temperature instability in PMOS , 2004, IEEE International Integrated Reliability Workshop Final Report, 2004.

[22]  Souvik Mahapatra,et al.  Negative bias temperature instability in CMOS devices , 2005 .

[23]  N. Mielke,et al.  Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[25]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[26]  D. Kwong,et al.  Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling , 2002, IEEE Electron Device Letters.

[27]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[28]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .