A multi-level phase detector in 90 nm CMOS

This paper presents the design and functional simulation of a new multi-level bang-bang phase detector for use in a clock and data recovery circuit (CDR). The designed phase detector provides information of the nature of the delay between its input signals in a digitised manner, establishing seven levels of quantisation. To avoid the metastability that hinders the performance of traditional bang-bang phase detectors, a scheme of phase delay sensing is proposed that eliminates the need to sample the data stream close to data transitions in the locked state. Behavioural simulations of the proposed phase detector are provided, as well as of its performance in a CDR circuit.

[1]  Kaamran Raahemifar,et al.  An overview of design techniques for CMOS phase detectors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  Frank Herzel,et al.  Integrated CMOS wideband oscillator for RF applications , 2001 .

[3]  Carlos Sánchez-Azqueta,et al.  A 3.125 GHz four stage voltage controlled ring oscillator in 0.18 CMOS , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[4]  Fei Yuan,et al.  A new hybrid phase detector for reduced lock time and timing jitter of phase-locked loops , 2008 .

[5]  Manoj Sachdev,et al.  Comparative Robustness of CML Phase Detectors for Clock and Data Recovery Circuits , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[6]  Santiago Celma,et al.  Inductorless AGC amplifier for 10GBase-LX4 ethernet in 0.18 μm CMOS , 2008 .

[7]  C. Andre T. Salama,et al.  An improved bang-bang phase detector for clock and data recovery applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[8]  Shigeki Obote,et al.  Dead-zone-less PLL frequency synthesizer by hybrid phase detectors , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  Aránzazu Otín,et al.  1.8 V-3 GHz CMOS limiting amplifier with efficient frequency compensation , 2010, Microelectronics Reliability.

[10]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.