Low power and high accuracy spike sorting microprocessor with on-line interpolation and re-alignment in 90nm CMOS process

Accurate spike sorting is an important issue for neuroscientific and neuroprosthetic applications. The sorting of spikes depends on the features extracted from the neural waveforms, and a better sorting performance usually comes with a higher sampling rate (SR). However for the long duration experiments on free-moving subjects, the miniaturized and wireless neural recording ICs are the current trend, and the compromise on sorting accuracy is usually made by a lower SR for the lower power consumption. In this paper, we implement an on-chip spike sorting processor with integrated interpolation hardware in order to improve the performance in terms of power versus accuracy. According to the fabrication results in 90 nm process, if the interpolation is appropriately performed during the spike sorting, the system operated at the SR of 12.5 k samples per second (sps) can outperform the one not having interpolation at 25 ksps on both accuracy and power.

[1]  K.V. Shenoy,et al.  Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems , 2005, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[2]  J. Csicsvari,et al.  Accuracy of tetrode spike separation as determined by simultaneous intracellular and extracellular measurements. , 2000, Journal of neurophysiology.

[3]  Zhi Yang,et al.  A biomedical multiprocessor SoC for closed-loop neuroprosthetic applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Timothy J. Blanche,et al.  Nyquist interpolation improves neuron yield in multiunit recordings , 2006, Journal of Neuroscience Methods.

[5]  Dejan Markovic,et al.  Technology-Aware Algorithm Design for Neural Spike Detection, Feature Extraction, and Dimensionality Reduction , 2010, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[6]  Liang-Gee Chen,et al.  Accuracy and power tradeoff in spike sorting microsystems with cubic spline interpolation , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  K.D. Wise,et al.  A three-dimensional neural recording microsystem with implantable data compression circuitry , 2005, IEEE Journal of Solid-State Circuits.

[8]  Andrew S. Whitford,et al.  Cortical control of a prosthetic arm for self-feeding , 2008, Nature.

[9]  R. Quian Quiroga,et al.  Unsupervised Spike Detection and Sorting with Wavelets and Superparamagnetic Clustering , 2004, Neural Computation.

[10]  Liang-Gee Chen,et al.  128-channel spike sorting processor with a parallel-folding structure in 90nm process , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[11]  M. Abeles,et al.  Multispike train analysis , 1977, Proceedings of the IEEE.

[12]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[13]  David M. Santucci,et al.  Learning to Control a Brain–Machine Interface for Reaching and Grasping by Primates , 2003, PLoS biology.

[14]  V. Gilja,et al.  Signal Processing Challenges for Neural Prostheses , 2008, IEEE Signal Processing Magazine.

[15]  Liang-Gee Chen,et al.  Design and implementation of cubic spline interpolation for spike sorting microsystems , 2011, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[16]  Pedram Mohseni,et al.  An activity-dependent brain microstimulation SoC with integrated 23nV/rtHz neural recording front-end and 750nW spike discrimination processor , 2010, 2010 Symposium on VLSI Circuits.

[17]  Moo Sung Chae,et al.  A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[18]  D. Markovic,et al.  A 130-μW, 64-channel spike-sorting DSP chip , 2009, 2009 IEEE Asian Solid-State Circuits Conference.