A Case of Electrical Circuit Switched Interconnection Network for Parallel Computers

Circuit switching is a way to minimize network latency and maximize network bandwidth when a limited number of source-and-destination pairs exchange messages which are predictable. Although there are a large number of studies of optical circuit switching (OCS) on HPC systems and datacenters, it is still not mature. In this context, we explore the use of electrical circuit switching (ECS) for the low-latency purpose on HPC systems and datacenters. ECS has the same link bandwidth as existing electrical packet switched networks, and inherits quick update of input-and-output connections from electrical switches. We develop a network topology generator for ECS to minimize the number of time slots optimized to target applications whose traffic patterns are predictable. By performing a quantitative discrete-event simulation, we present that an ideal ECS network outperforms counterpart EPS networks. Evaluation results show that the minimum necessary number of slots (MNNS) can be reduced to a small number in a generated topology while keeping resource amount less than that in a standard mesh network.

[1]  Luying Zhou,et al.  An optical circuit switching network architecture and reconfiguration schemes for datacenter , 2015 .

[2]  Shietung Peng,et al.  Wavelengths requirement for permutation routing in all-optical multistage interconnection networks , 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000.

[3]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[4]  Timothy Mark Pinkston,et al.  A methodology for designing efficient on-chip interconnects on well-behaved communication patterns , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..

[5]  Rami G. Melhem,et al.  On the Feasibility of Optical Circuit Switching for High Performance Computing Systems , 2005, ACM/IEEE SC 2005 Conference (SC'05).

[6]  Madeleine Glick,et al.  Your Data Center Is a Router: The Case for Reconfigurable Optical Circuit Switched Paths , 2009, HotNets.

[7]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[8]  Hideharu Amano,et al.  A Simple Data Transfer Technique Using Local Address for Networks-on-Chips , 2006, IEEE Transactions on Parallel and Distributed Systems.

[9]  Yuanyuan Yang,et al.  Routing permutations with link-disjoint and node-disjoint paths in a class of self-routable networks , 2002, Proceedings International Conference on Parallel Processing.

[10]  Henri Casanova,et al.  Augmenting low-latency HPC network with free-space optical links , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).

[11]  T. S. Eugene Ng,et al.  HyperOptics: A High Throughput and Low Latency Multicast Architecture for Datacenters , 2016, HotCloud.

[12]  Henri Casanova,et al.  A case for random shortcut topologies for HPC interconnects , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).

[13]  Keshav Pingali,et al.  Lonestar: A suite of parallel irregular programs , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.