FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework

Cyber-Physical Systems are experiencing a paradigm shift in which processing has been relocated to the distributed sensing layer and is no longer performed in a centralized manner. This approach, usually referred to as Edge Computing, demands the use of hardware platforms that are able to manage the steadily increasing requirements in computing performance, while keeping energy efficiency and the adaptability imposed by the interaction with the physical world. In this context, SRAM-based FPGAs and their inherent run-time reconfigurability, when coupled with smart power management strategies, are a suitable solution. However, they usually fail in user accessibility and ease of development. In this paper, an integrated framework to develop FPGA-based high-performance embedded systems for Edge Computing in Cyber-Physical Systems is presented. This framework provides a hardware-based processing architecture, an automated toolchain, and a runtime to transparently generate and manage reconfigurable systems from high-level system descriptions without additional user intervention. Moreover, it provides users with support for dynamically adapting the available computing resources to switch the working point of the architecture in a solution space defined by computing performance, energy consumption and fault tolerance. Results show that it is indeed possible to explore this solution space at run time and prove that the proposed framework is a competitive alternative to software-based edge computing platforms, being able to provide not only faster solutions, but also higher energy efficiency for computing-intensive algorithms with significant levels of data-level parallelism.

[1]  Eduardo de la Torre,et al.  Dreams: A tool for the design of dynamically reconfigurable embedded and modular systems , 2012, 2012 International Conference on Reconfigurable Computing and FPGAs.

[2]  Eduardo de la Torre,et al.  A dynamically adaptable bus architecture for trading-off among performance, consumption and dependability in Cyber-Physical Systems , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[3]  François Philipp.  Runtime hardware reconfiguration in wireless sensor networks for condition monitoring , 2014 .

[4]  Jim Tørresen,et al.  Building partial systems with GoAhead , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[5]  David E. Culler,et al.  Telos: enabling ultra-low power wireless research , 2005, IPSN 2005. Fourth International Symposium on Information Processing in Sensor Networks, 2005..

[6]  Marco Platzner,et al.  ReconOS: An Operating System Approach for Reconfigurable Computing , 2014, IEEE Micro.

[7]  Stephan Wong,et al.  Support for dynamic issue width in VLIW processors using generic binaries , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  Eduardo de la Torre,et al.  Execution modeling in self-aware FPGA-based architectures for efficient resource management , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[9]  Lesley Shannon,et al.  FUSE: Front-End User Framework for O/S Abstraction of Hardware Accelerators , 2011, 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines.

[10]  Tiago Gomes,et al.  CUTE Mote, A Customizable and Trustable End-Device for the Internet of Things , 2017, IEEE Sensors Journal.

[11]  Jürgen Becker,et al.  Communication Architectures for Dynamically Reconfigurable FPGA Designs , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[12]  Ying Wang,et al.  A partially reconfigurable architecture supporting hardware threads , 2012, 2012 International Conference on Field-Programmable Technology.

[13]  Jim Tørresen,et al.  Go Ahead: A Partial Reconfiguration Framework , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.

[14]  Edward A. Lee.  Cyber-physical Systems -are Computing Foundations Adequate? Position Paper for Nsf Workshop on Cyber-physical Systems: Research Motivation, Techniques and Roadmap , 1998 .

[15]  Jürgen Becker,et al.  CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[16]  Ulrich Heinkel,et al.  MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems , 2013, TECS.

[17]  Jürgen Becker,et al.  A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[18]  Jürgen Teich,et al.  ReCoBus-Builder — A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[19]  Weisong Shi,et al.  The Promise of Edge Computing , 2016, Computer.

[20]  Jürgen Becker,et al.  Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration , 2012, Int. J. Reconfigurable Comput..

[21]  Raja Lavanya,et al.  Fog Computing and Its Role in the Internet of Things , 2019, Advances in Computer and Electrical Engineering.

[22]  Martha Johanna Sepúlveda,et al.  Hybrid-on-chip communication architecture for dynamic MP-SoC protection , 2012, 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI).

[23]  Donald G. Bailey,et al.  Adaptive Dynamic On-chip Memory Management for FPGA-based reconfigurable architectures , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[24]  Mahadev Satyanarayanan,et al.  The Emergence of Edge Computing , 2017, Computer.

[25]  Alberto L. Sangiovanni-Vincentelli,et al.  The ultimate IoT application: A cyber-physical system for ambient assisted living , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[26]  Jürgen Becker,et al.  Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  Rajkumar Buyya,et al.  Fog Computing: Helping the Internet of Things Realize Its Potential , 2016, Computer.

[28]  Ann Gordon-Ross,et al.  VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[29]  Jörg Henkel,et al.  GUARD: GUAranteed reliability in dynamically reconfigurable systems , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[30]  Eduardo de la Torre,et al.  Using SRAM Based FPGAs for Power-Aware High Performance Wireless Sensor Networks , 2012, Sensors.

[31]  M. Valero,et al.  An overview of selected hybrid and reconfigurable architectures , 2012, 2012 IEEE International Conference on Industrial Technology.

[32]  Yu-Chee Tseng,et al.  Pervasive and Mobile Computing ( ) – Pervasive and Mobile Computing Review from Wireless Sensor Networks towards Cyber Physical Systems , 2022 .

[33]  Russell Tessier,et al.  Reconfigurable Computing Architectures , 2015, Proceedings of the IEEE.

[34]  Debdeep Mukhopadhyay,et al.  A PUF-Enabled Secure Architecture for FPGA-Based IoT Applications , 2015, IEEE Transactions on Multi-Scale Computing Systems.

[35]  Anupam Chattopadhyay,et al.  Ingredients of Adaptability: A Survey of Reconfigurable Processors , 2013, VLSI Design.

[36]  Eriko Nurvitadhi,et al.  Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC , 2016, 2016 International Conference on Field-Programmable Technology (FPT).

[37]  Ran El-Yaniv,et al.  Binarized Neural Networks , 2016, ArXiv.

[38]  Kemal Ertugrul Tepe,et al.  FPGA based wireless sensor node with customizable event-driven architecture , 2013, EURASIP J. Embed. Syst..

[39]  Jürgen Becker,et al.  Reliable and adaptive network-on-chip architectures for cyber physical systems , 2013, ACM Trans. Embed. Comput. Syst..

[40]  Eduardo de la Torre,et al.  Design of OpenCL-compatible multithreaded hardware accelerators with dynamic support for embedded FPGAs , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[41]  Jürgen Teich,et al.  A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[42]  Michael J. Wirthlin,et al.  A Hybrid Approach to FPGA Configuration Scrubbing , 2017, IEEE Transactions on Nuclear Science.

[43]  Diana Göhringer.  Reconfigurable Multiprocessor Systems: Handling Hydras Heads -- A Survey , 2014, CARN.

[44]  Benton H. Calhoun,et al.  An ultra-low-power FPGA for IoT applications , 2017, 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[45]  Eduardo de la Torre,et al.  Implementation techniques for evolvable HW systems: virtual VS. dynamic reconfiguration , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).