Adaptive router with predictor using congestion degree for 3D Network-on-Chip

As the technology of chip multiprocessors (CMPs) is evolved, the performance of 2D architecture becomes insufficient to meet various requirements, and three-dimensional integrated circuits (3D-ICs) provide an attractive solution to improve network performance by using through silicon via (TSV). However, there are more transmitted packets in 3D network and congestion condition becomes more complex. The performance of network depends critically on its routing algorithm. Various routing algorithms have been proposed for 3D NoCs. Adaptive routing algorithm that merges local congestion and future congestion information was proposed in [9]. But the congestion used in it is roughly estimated, not very precise, but network performance is affected by the congestion significantly. In this paper, we propose a more precise congestion for predictor based on [9] and implement it in 3D NoCs. The proposed method is proved to have better latency and throughput than traditional routing methods like XY routing and Odd-even routing.

[1]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[2]  Kiyoung Choi,et al.  An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[3]  William J. Dally,et al.  Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels , 1993, IEEE Trans. Parallel Distributed Syst..

[4]  Nobuyuki Yamasaki,et al.  Design and Implementation of On-Chip Adaptive Router with Predictor for Regional Congestion , 2011, 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications.

[5]  Akram Ben Ahmed,et al.  Low-overhead Routing Algorithm for 3D Network-on-Chip , 2012, 2012 Third International Conference on Networking and Computing.

[6]  Seong-Ook Jung,et al.  Sensing circuit optimization using different type of transistors for deep submicron STT-RAM , 2013, 2013 International SoC Design Conference (ISOCC).

[7]  Hannu Tenhunen,et al.  Research and practices on 3D networks-on-chip architectures , 2010, NORCHIP 2010.

[8]  Sudeep Pasricha,et al.  A low overhead fault tolerant routing scheme for 3D Networks-on-Chip , 2011, 2011 12th International Symposium on Quality Electronic Design.

[9]  Stephen W. Keckler,et al.  Regional congestion awareness for load balance in networks-on-chip , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[10]  He Li,et al.  Clocked CMOS adiabatic logic with low-power dissipation , 2013, 2013 International SoC Design Conference (ISOCC).

[11]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[12]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[13]  William J. Dally,et al.  A delay model and speculative architecture for pipelined routers , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.