Parallel Processing for a DSP Application using FPGA

In this paper we discuss a parallel architecture for an FPGA system including several embedded simple micro-processors (¿P), for a digital signal processing application (DSP). Each ¿P in the system has a different purpose and a separate code unit, but all the ¿Ps share the same data unit. The architecture of the ¿P can vary in type ¿ it may be designed in the traditional form of a ¿P, or as a FIR filter, a video pattern generator and so on. Such systems can constitute a good solution when the DSP's main process can be divided into several processes. Every ¿P can be reprogrammed to perform more than one function, and a superscalar operation mode can be introduced and controlled by the programmer. This type of platform was designed and experimented for an audio synthesizer system.

[1]  David V. Anderson,et al.  A framework for teaching real-time digital signal processing with field-programmable gate arrays , 2005, IEEE Transactions on Education.

[2]  Uzi Efron,et al.  Improvement of pipelines implementations in FPGA designs , 2006, SPIE Optics + Photonics.

[3]  M. Pradhan.  Simplified micro-controller & FPGA platform for DSP applications [educational applications] , 2005, 2005 IEEE International Conference on Microelectronic Systems Education (MSE'05).

[4]  Brian Von Herzen.  Signal processing at 250 MHz using high-performance FPGA's , 1997, FPGA '97.

[5]  B. Von Herzen.  Signal processing at 250 MHz using high-performance FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..