Improving LDPC Decoding Performance for 3D TLC NAND Flash by LLR Optimization Scheme for Hard and Soft Decision
暂无分享,去创建一个
[1] You Zhou,et al. Characterizing 3D Floating Gate NAND Flash , 2017, SIGMETRICS.
[2] Wonyong Sung,et al. Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Tong Zhang,et al. On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Gyuyeol Kong,et al. Cell-to-Cell Interference Compensation Schemes Using Reduced Symbol Pattern of Interfering Cells for MLC NAND Flash Memory , 2013, IEEE Transactions on Magnetics.
[5] Bertrand Le Gal,et al. High-Throughput Multi-Core LDPC Decoders Based on x86 Processor , 2016, IEEE Transactions on Parallel and Distributed Systems.
[6] Hideki Imai,et al. Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..
[7] Liuguo Yin,et al. LDPC coding scheme for improving the reliability of multi-level-cell NAND flash memory in radiation environments , 2017, China Communications.