Challenges in Large FPGA-based Logic Emulation Systems

Functional verification is an important aspect of electronic design automation. Traditionally, simulation at the register transfer-level has been the mainstream functional verification approach. Formal verification and various static analysis checkers have been used to complement specific corners of logic simulation. However, as the size of IC designs grow exponentially, all the above approaches fail to scale with the design growth. In recent years, logic emulation have gained popularity in functional verification, partly due to their performance and scalability benefits. There are two main approaches to logic emulation: ASIC and commercial field-programmable gate array (FPGA). In this paper, we focus on commercial FPGA based logic emulation and present various challenging problems in this area for the academic community.

[1]  Gabriele Saucier,et al.  FPGA-Based Emulation: Industrial and Custom Prototyping Solutions , 2000, FPL.

[2]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[3]  Anant Agarwal,et al.  Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[4]  Nachiket Kapre,et al.  InTime: A Machine Learning Approach for Efficient Selection of FPGA CAD Tool Parameters , 2015, FPGA.

[5]  Anant Agarwal,et al.  Logic emulation with virtual wires , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  D. T. Lee,et al.  A Fast Crosstalk- and Performance-Driven Multilevel Routing System , 2003, ICCAD.

[7]  Chung-Kuan Cheng,et al.  Tutorial on VLSI Partitioning , 2000, VLSI Design.

[8]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[9]  B Cipra.  How Number Theory Got the Best of the Pentium Chip , 1995, Science.

[10]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: applications in VLSI domain , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Nachiket Kapre,et al.  Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs , 2016, FPGA.

[12]  Yuichi Nakamura,et al.  Efficient Memory Utilization for High-Speed FPGA-Based Hardware Emulators with SDRAMs , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[13]  Yingtao Jiang,et al.  Building a multi-FPGA-based emulation framework to support networks-on-chip design and verification , 2010 .

[14]  Paolo Ienne,et al.  Reconfigurable Computing , 2014, IEEE Micro.

[15]  Jonathan Rose,et al.  A novel and efficient routing architecture for multi-FPGA systems , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Wen-Jong Fang,et al.  Performance-driven multi-FPGA partitioning using functional clustering and replication , 1998, DAC.

[17]  Sachin B. Patkar,et al.  A pipelined simulation approach for logic emulation using multi-FPGA platforms , 2009, 2009 IEEE International Symposium on Circuits and Systems.