Flicker Noise in Observer-Controller Digital PLL
暂无分享,去创建一个
[1] Meng-Chang Lee,et al. All-digital PLL and GSM/EDGE transmitter in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[2] Pavan Kumar Hanumolu,et al. A Digital PLL With a Stochastic Time-to-Digital Converter , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Arthur Gelb,et al. Applied Optimal Estimation , 1974 .
[4] Won Namgoong. Observer-Controller Digital PLL , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Soo-Won Kim,et al. A digitally controlled phase-locked loop with a digital phase-frequency detector for fast acquisition , 2001 .
[6] Poras T. Balsara,et al. Event-driven Simulation and modeling of phase noise of an RF oscillator , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Jin-Sheng Wang,et al. A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).