Design and Demonstration of an 8-bit Bit-Serial RSFQ Microprocessor: CORE e4
暂无分享,去创建一个
Kazuyoshi Takagi | Naofumi Takagi | Akira Fujimaki | Masamitsu Tanaka | Yuki Ando | Ryo Sato | N. Takagi | K. Takagi | Masamitsu Tanaka | A. Fujimaki | R. Sato | Yuki Ando
[1] Dmitry Zinoviev,et al. FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-/spl mu/m LTS technology , 2001 .
[2] Kazuaki Murakami,et al. Proposal of a Desk-Side Supercomputer with Reconfigurable Data-Paths Using Rapid Single-Flux-Quantum Circuits , 2008, IEICE Trans. Electron..
[3] Kazuyoshi Takagi,et al. 80-GHz Operation of an 8-Bit RSFQ Arithmetic Logic Unit , 2015, 2015 15th International Superconductive Electronics Conference (ISEC).
[4] Masato Ito,et al. 18-GHz, 4.0-aJ/bit Operation of Ultra-Low-Energy Rapid Single-Flux-Quantum Shift Registers , 2012 .
[5] Nobuyuki Yoshikawa,et al. Design and Component Test of a Tiny Processor based on the SFQ Technology , 2002 .
[6] N. Yoshikawa,et al. 8-Bit Asynchronous Sparse-Tree Superconductor RSFQ Arithmetic-Logic Unit With a Rich Set of Operations , 2013, IEEE Transactions on Applied Superconductivity.
[7] Timur V. Filippov,et al. Demonstration of an 8×8-bit RSFQ multi-port register file , 2013, 2013 IEEE 14th International Superconductive Electronics Conference (ISEC).
[8] Yoshiaki Takai,et al. High-End Server Based on Complexity-Reduced Architecture for Superconductor Technology , 2002 .
[9] Nobuyuki Yoshikawa,et al. Design of Small RSFQ Microprocessor Based on Cell-Based Top-Down Design Methodology , 2002 .
[10] Nobuyuki Yoshikawa,et al. Reduction of power consumption of RSFQ circuits by inductance-load biasing , 1999 .
[11] A. Rylyakov. New design of single-bit all-digital RSFQ autocorrelator , 1997, IEEE Transactions on Applied Superconductivity.
[12] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[13] Y. Yamanashi,et al. Design and Implementation of a Pipelined Bit-Serial SFQ Microprocessor, ${\rm CORE}1\beta$ , 2007, IEEE Transactions on Applied Superconductivity.
[14] Kazuyoshi Takagi,et al. High-Speed Demonstration of Bit-Serial Floating-Point Adders and Multipliers Using Single-Flux-Quantum Circuits , 2015, IEEE Transactions on Applied Superconductivity.
[15] Nobuyuki Yoshikawa,et al. Design and component test of a 1-bit RSFQ microprocessor , 2002 .
[16] Kazuyoshi Takagi,et al. Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors , 2014, IEICE Trans. Electron..
[17] O A Mukhanov,et al. Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.
[18] Y. Yamanashi,et al. Simulation and Experimental Demonstration of Logic Circuits Using an Ultra-Low-Power Adiabatic Quantum-Flux-Parametron , 2013, IEEE Transactions on Applied Superconductivity.
[19] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[20] Yuki Yamanashi,et al. Bit-Serial Single Flux Quantum Microprocessor CORE , 2008, IEICE Trans. Electron..
[21] Y. Yamanashi,et al. A single-flux-quantum logic prototype microprocessor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[22] Kazuyoshi Takagi,et al. Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation , 2014, IEICE Trans. Electron..
[23] S. Sarwana,et al. Zero Static Power Dissipation Biasing of RSFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.
[24] Anna Y. Herr,et al. Ultra-low-power superconductor logic , 2011, 1103.4269.