A novel hardware efficient FIR filter for wireless sensor networks

Finite-impulse response (FIR) Filter is widely used in wireless sensor networks as a signal pre-processing step. Because sensor nodes require a long working periods and ultra-low cost, traditional FIR structures are inapplicable as multipliers occupy too much die size for such node's chips. This paper proposes novel FIR filter structures used in the design of application specific integrated circuits (ASICs) for sensor nodes, which can reduce the hardware cost to a minimum. The experiments show that the proposed FIR structure can lead to significant hardware savings from the traditional FIR filter. It's a better choice for sensor node ASICs.

[1]  Keshab K. Parhi,et al.  Further complexity reduction of parallel FIR filters , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  Keshab K. Parhi,et al.  Hardware efficient fast parallel FIR filter structures based on iterated short convolution , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[3]  José I. Acha.  Computational structures for fast implementation of L-path and L-block digital filters , 1989 .

[4]  L. Wanhammar,et al.  Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm , 2002 .

[5]  Kaushik Roy,et al.  A graph theoretic approach for synthesizing very low-complexityhigh-speed digital filters , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Kaushik Roy,et al.  CSDC: a new complexity reduction technique for multiplierless implementation of digital FIR filters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Keshab K. Parhi,et al.  Low-Area/Power Parallel FIR Digital Filter Implementations , 1997, J. VLSI Signal Process..

[8]  Ken Choi,et al.  Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Keshab K. Parhi,et al.  Frequency Spectrum Based Low-Area Low-Power Parallel FIR Filter Design , 2002, EURASIP J. Adv. Signal Process..

[10]  Pierre Duhamel,et al.  Short-length FIR filters and their use in fast nonrecursive filtering , 1991, IEEE Trans. Signal Process..

[11]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[12]  Keshab K. Parhi,et al.  Low- Cost Parallel FIR Filter Structures With 2-Stage Parallelism , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Gerald E. Sobelman,et al.  FPGA-based digit-serial CSD FIR filter for image signal format conversion , 2002 .

[14]  Sanjit K. Mitra,et al.  Overlapped block digital filtering , 1996 .