Analysis of the area efficient transmission gate power clamp in 65nm CMOS process

an area efficient clamp is presented and validated in 65nm low leakage CMOS process. With this novel design, only a very short time constant RC timer is required for triggering and keeping the clamp turning on for shunting the ESD current. And the leakage is greatly reduced in normal operation because of the small capacitor. Robust ESD protection capability and no risk of power on mis-triggering problems are also studied in the paper.

[1]  R. Gauthier,et al.  Design and characterization of a multi-RC-triggered MOSFET-based power clamp for on-chip ESD protection , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  R. Gauthier,et al.  A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  E. Rosenbaum,et al.  Small footprint trigger voltage control circuit for mixed-voltage applications , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[4]  Hon-Sum Philip Wong,et al.  Technology and device scaling considerations for CMOS imagers , 1996 .

[5]  K. Tanaka,et al.  A study of advanced technique on RC-triggered NMOSFET power clamp , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[6]  Xiaowu Cai,et al.  An Area-Efficient Clamp Based on Transmission Gate Feedback Technology for Power Rail Electrostatic Discharge Protection , 2015, IEEE Electron Device Letters.

[7]  Javier A. Salcedo,et al.  Design of a low leakage ESD clamp for high voltage supply in 65nm CMOS technology , 2014, 2014 IEEE International Reliability Physics Symposium.

[8]  Jeremy C. Smith,et al.  A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[9]  M. Ker.  Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI , 1999 .

[10]  J.C. Smith,et al.  A low leakage low cost-PMOS based power supply clamp with active feedback for ESD protection in 65nm CMOS technologies , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[11]  Ming-Dou Ker,et al.  High Area-Efficient ESD Clamp Circuit With Equivalent $RC$-Based Detection Mechanism in a 65-nm CMOS Process , 2013, IEEE Transactions on Electron Devices.

[12]  Jean-Jacques Hajjar,et al.  Power supply clamp for multi-domain mixed-signal SiGe BiCMOS applications , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[13]  Chao Liang,et al.  Investigation of high voltage SCR-LDMOS ESD device for 150 V SOI BCD process , 2013, Microelectron. Reliab..