Hot carrier degradation of HV-SOI devices under off-and on-state current conditions

Optimisation of High Voltage (HV) devices is typically governed by life-time considerations, most notably requirements for sufficient immunity against Hot Carrier Injection (HCI). Based on insight in the different degradation mechanisms in HV-SOI, we have identified distinctive acceleration methodologies for on- and off-state stress conditions.

[1]  D. Varghese,et al.  Towards a universal model for hot carrier degradation in DMOS transistors , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[2]  R. van Dalen,et al.  Using multiplication to evaluate HCI degradation in HV-SOI devices , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[3]  H. Shichijo,et al.  off-State Degradation in Drain-Extended NMOS Transistors: Interface Damage and Correlation to Dielectric Breakdown , 2007, IEEE Transactions on Electron Devices.

[4]  Theodore Letavic,et al.  600 V power conversion system-on-a-chip based on thin layer silicon-on-insulator , 1999, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312).

[5]  A. Gnudi,et al.  Investigation on the temperature dependence of the HCI effects in the rugged STI-based LDMOS transistor , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).