论文信息 - On the design of a real-time volume rendering engine

On the design of a real-time volume rendering engine

An architecture for a Real-Time Volume Rendering Engine is given capable of computing 750×750×512 samples from a 3D dataset at a rate of 25 images per second. The RT-VRE uses for this purpose 64 dedicated rendering chips, cooperating with 16 RISe-processors. An plane interpolator circuit and a composition circuit, both capable to operate at very high speeds, have been designed for a 1.6 micron VLSI process. The interpolator is now back from production. It has been tested an complied with our specifications.

[1] Marc Levoy,et al. Design for a real-time high-quality volume rendering workstation , 1989, VVS '89.

[2] Marc Levoy,et al. Efficient ray tracing of volume data , 1990, TOGS.

[3] Henry Fuchs,et al. Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories , 1989, SIGGRAPH.

[4] R. Yagel,et al. A survey of architectures for volume rendering , 1990, IEEE Engineering in Medicine and Biology Magazine.

[5] Marc Levoy,et al. Display of surfaces from volume data , 1988, IEEE Computer Graphics and Applications.

[6] Samuel M. Goldwasser,et al. Real-time display and manipulation of 3-d medical objects: the voxel processor architecture , 1987 .