论文信息 - Analog-digital simulation of transient-induced logic errors and upset susceptibility of an advanced control system

Analog-digital simulation of transient-induced logic errors and upset susceptibility of an advanced control system

A simulation study is described which predicts the susceptibility of an advanced control system to electrical transients resulting in logic errors, latched errors, error propagation, and digital upset. The system is based on a custom-designed microprocessor and it incorporates fault-tolerant techniques. The system under test and the method to perform the transient injection experiment are described. Results for 2100 transient injections are analyzed and classified according to charge level, type of error, and location of injection.

[1] V. A. Carreno,et al. Upset susceptibility study employing circuit analysis and digital simulation. [digital systems and electromagnetic interference] , 1984 .

[2] Resve Saleh,et al. Iterated timing analysis and splice1 , 1984 .

[3] C. M. Belcastro. Digital system upset. The effects of simulated lightning-induced transients on a general-purpose microprocessor , 1983 .

[4] Ravishankar K. Iyer,et al. A Measurement-Based Model for Workload Dependence of CPU Errors , 1986, IEEE Transactions on Computers.

[5] G. C. Messenger,et al. Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[6] P. Duba,et al. Transient fault behavior in a microprocessor-A case study , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[7] R. Koga,et al. Trends in Parts Susceptibility to Single Event Upset from Heavy Ions , 1985, IEEE Transactions on Nuclear Science.