Ultra-reliable packaging for silicon-on-silicon WSI

Silicon-on-silicon WSI (wafer-scale integration) packaging provides electronic equipment with significant reductions in size, weight, cost, and IC junction temperatures, together with significant increases in reliability and high-speed electrical performance. It combines semiconductor lithography techniques, printed-circuit multilayer techniques, and hybrid multichip module techniques. The silicon substrate has multiple layers of metallization and dielectric and services as a silicon circuit board. The author discusses the advantages of using silicon instead of conventional ceramic as the substrate materials and reviews the published status of this technology at other organizations. While conventional hybrid packages are successfully being used in early implementations to reduce size and weight, there exists an untapped potential for significant reliability improvements by switching to packages specifically designed for silicon substrates. Several potential packaging approaches are reviewed and results are presented for the fatigue life and thermal performance of silicon substrates. >

[1]  R. Jagannathan,et al.  Direct Writing of Copper Lines From Copper Formate Film , 1987 .

[2]  Ching-Chao Huang,et al.  Signal degradation through module pins in VLSI packaging , 1987 .

[4]  C. Huang,et al.  Silicon-On-Silicon Packaging , 1984 .

[5]  Oh-Kyong Kwon,et al.  Closely Packed Microstrip Lines as Very High Speed Chip-to-Chip Interconnects , 1987 .

[6]  J D Crow,et al.  Thermal performance and limitations of silicon-substrate packaged GaAs laser arrays. , 1978, Applied optics.

[7]  Tushar R. Gheewala.  Packages for ultra-high speed GaAs ICs , 1985 .

[8]  Oh-Kyong Kwon,et al.  Discontinuities in Very High-Speed Lossy Transmission Lines for Chip-to-Chip Interconnections , 1987, 1987 Symposium on VLSI Technology. Digest of Technical Papers.

[9]  M. Kohara,et al.  Thermal Stress-Free Package for Flip-Chip Devices , 1984 .

[10]  W. Bertram,et al.  Multi-chip packaging technology for VLSI-based systems , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Mark A. Fischetti.  A review of progress at MCC: Although its current objectives do not include `beating Japan,¿ this U.S. organization is positioned to help industry do so , 1986, IEEE Spectrum.

[12]  R. Jensen.  Recent Advances in Thin Film Multilayer Interconnect Technology for IC Packaging , 1987 .

[13]  N. Teneketges,et al.  Multichip Packaging Design for VLSI-Based Systems , 1987 .

[14]  R.F.W. Pease.  Advances in packaging for VLSI systems , 1986, 1986 International Electron Devices Meeting.

[15]  J. F. McDonald,et al.  The trials of wafer-scale integration: Although major technical problems have been overcome since WSI was first tried in the 1960s, commercial companies can't yet make it fly , 1984, IEEE Spectrum.

[16]  C. P. Wong.  High Performance Silicone Gel as IC Device Chip Protection , 1987 .

[17]  C. Neugebauer,et al.  Comparison of Wafer Scale Integration with VLSI Packaging Approaches , 1987 .

[18]  T. R. Anthony,et al.  Forming electrical interconnections through semiconductor wafers , 1981 .

[19]  J. L. Davidson,et al.  Silicon hybrid wafer-scale package technology , 1986 .

[20]  L. Hornak,et al.  On the feasibility of through-wafer optical interconnects for hybrid wafer-scale-integrated architectures , 1987, IEEE Transactions on Electron Devices.

[21]  R. W. Kotlowitz.  Comparative compliance of representative lead designs for surface-mounted components , 1989 .

[22]  S. Tewksbury,et al.  Chip Alignment Templates for Multichip Module Assembly , 1987 .

[23]  R. Pease,et al.  High-performance heat sinking for VLSI , 1981, IEEE Electron Device Letters.

[24]  H. Stopper.  A wafer with electrically programmable interconnections , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[25]  C.A. Neugebauer,et al.  Future trends in wafer scale integration , 1986, Proceedings of the IEEE.