A Multi-Mode Capable Receive Digital-Front-End for Cellular Terminal RFICs

Developments aimed at the software-defined-radio (SDR) concept for cellular applications received increasing attention due to the necessity of multi-mode/multi-system capable terminals for next generation cellular communication systems. This paper describes highly reconfigurable digital front-end (DFE) enabling multi-mode capable RF receivers for cellular applications. Its main functionality includes sample-rate-conversion (SRC), channel filtering, dynamic range control, and signal conditioning for transmission via a digital interface between RFIC and baseband IC. The described partitioning shifts some of the functionality, normally located in the analog-front-end (channel filtering, gain control) and the baseband IC (matched filtering) to the digital-front-end. A receiver IC implementing the proposed concept has been fabricated in 0.13 mum RF-CMOS. The overall measurements have shown an EVM of 3.9 % for UMTS and 3.1 % for IS-95

[1]  Tim Hentschel.  Sample rate conversion in software configurable radios , 2002 .

[2]  F. Kuttner,et al.  A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[3]  R. Weigel,et al.  A single-chip 75 GHz/0.35 /spl mu/m SiGe BiCMOS W-CDMA homodyne transceiver for UMTS mobiles , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[4]  Shing-Chow Chan,et al.  The design and multiplier-less realization of software radio receivers with reduced system delay , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Robert Weigel,et al.  RF system concepts for highly integrated RFICs for W-CDMA mobile radio terminals , 2002 .

[6]  H. Aboushady,et al.  Efficient polyphase decomposition of comb decimation filters in /spl Sigma//spl utri/ analog-to-digital converters , 2001 .

[7]  Gerhard Fettweis,et al.  The digital front-end of software radio terminals , 1999, IEEE Wirel. Commun..

[8]  Wu-Sheng Lu.  Design of nonlinear-phase FIR digital filters: a semidefinite programming approach , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  I. Kouchev,et al.  A 1.5-V 45-mW direct-conversion WCDMA receiver IC in 0.13-μm CMOS , 2003, IEEE J. Solid State Circuits.

[10]  L. Maurer,et al.  On the design of a multi-mode receive digital-front-end for cellular terminal RFICs , 2005, 2005 European Microwave Conference.

[11]  F. Kuttner,et al.  A 3mW 74dB SNR 2MHz CT /spl Delta//spl Sigma/ ADC with a tracking-ADC-quantizer in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[12]  E. Zeisel,et al.  A highly-integrated tri-band/quad-mode SiGe BiCMOS RF-to-baseband receiver for wireless CDMA/WCDMA/AMPS applications with GPS capability , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[13]  Izzet Kale,et al.  Constraint two-path polyphase IIR filter design using downhill simplex algorithm , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[14]  H. Aboushady,et al.  EFFICIENT POLYPHASE DECOMPOSITION OF COMB DECIMATION FILTERS , 2022 .