An IEEE standard floating point chip

This paper will report on a 14MHz IEEE standard floating point coprocessor for a 32b microprocessor. Implemented in 1.75μ twin-tub CMOS, the chip supports single, double and extended double precision floating point, as well as 32b integer and 18 digit BCD operations.

[1]  L.C. Parrillo,et al.  Twin-tub CMOS - A technology for VLSI circuits , 1980, 1980 International Electron Devices Meeting.

[2]  A.D. Lopez,et al.  A Dense Gate Matrix Layout Method for MOS VLSI , 1980, IEEE Journal of Solid-State Circuits.

[3]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .