Efficient algorithm and architecture for post-processor in HDTV
暂无分享,去创建一个
Sungho Kang | Jae-Wook Lee | Yoonsik Choe | Myung-Hoon Yang | Jeong-Woo Park | Sungho Kang | M. Yang | Jae-Wook Lee | Jeong-Woo Park | Yoonsik Choe
[1] Charles A. Poynton,et al. Gamma and Its Disguises : The Nonlinear Mappings of Intensity in Perception, CRTs, Film, and Video , 1993 .
[2] Charles L. Seitz,et al. Concurrent VLSI Architectures , 1984, IEEE Transactions on Computers.
[3] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[4] Sungho Kang,et al. An efficient pipelined parallel architecture for blocking effect removal in HDTV , 1997 .
[5] Arthur B. Maccabe. Computer Systems: Architecture, Organization, and Programming , 1993 .
[6] Vojin G. Oklobdzija,et al. Evaluation of Booth encoding techniques for parallel multiplier implementation , 1993 .
[7] Bhaskar Ramamurthi,et al. Nonlinear space-variant postprocessing of block coded images , 1986, IEEE Trans. Acoust. Speech Signal Process..
[8] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[9] Pran Kurup,et al. Logic Synthesis Using Synopsys , 1995 .
[10] Eduard Ayguadé,et al. Conflict-Free Access for Streams in Multimodule Memories , 1995, IEEE Trans. Computers.
[11] John B. Goodenough,et al. A single chip video signal processing architecture for image processing, coding, and computer vision , 1995, IEEE Trans. Circuits Syst. Video Technol..
[12] Samuel T. Chanson,et al. Process groups and group communications: classifications and requirements , 1990, Computer.
[13] Chin-Hwa Lee. Top Down System Design Using VHDL , 1993 .