A Systematic Method for Approximate Circuit Design Using Feature Selection
暂无分享,去创建一个
[1] Andrew B. Kahng,et al. Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.
[2] Jie Han,et al. Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).
[3] Huan Liu,et al. A Probabilistic Approach to Feature Selection - A Filter Solution , 1996, ICML.
[4] Andreas Antoniou,et al. Area-efficient multipliers for digital signal processing applications , 1996 .
[5] Keshab K. Parhi,et al. Design of low-error fixed-width modified booth multiplier , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Shyh-Jye Jou,et al. High-Accuracy Fixed-Width Booth Multipliers Based on Probability and Simulation , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Yi Wu,et al. An efficient method for multi-level approximate logic synthesis under error rate constraint , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[8] Tsin-Yuan Chang,et al. A High-Accuracy Adaptive Conditional-Probability Estimator for Fixed-Width Booth Multipliers , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Puneet Gupta,et al. Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.
[10] Naresh R. Shanbhag,et al. Energy-efficient signal processing via algorithmic noise-tolerance , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[11] Duncan Fyfe Gillies,et al. A Review of Feature Selection and Feature Extraction Methods Applied on Microarray Data , 2015, Adv. Bioinformatics.
[12] Yajuan He,et al. A Low-Error Energy-Efficient Fixed-Width Booth Multiplier With Sign-Digit-Based Conditional Probability Estimation , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.
[13] Sandeep K. Gupta,et al. A new circuit simplification method for error tolerant applications , 2011, 2011 Design, Automation & Test in Europe.
[14] Naresh R. Shanbhag,et al. Reliable low-power digital signal processing via reduced precision redundancy , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[15] Shiann-Rong Kuang,et al. High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] Naresh R. Shanbhag,et al. Energy-efficient accelerator architecture for stereo image matching using approximate computing and statistical error compensation , 2014, 2014 IEEE Global Conference on Signal and Information Processing (GlobalSIP).
[17] Fabrizio Lombardi,et al. Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing , 2017, IEEE Transactions on Computers.
[18] Gilles Louppe,et al. Independent consultant , 2013 .
[19] Shyh-Jye Jou,et al. Low-error reduced-width Booth multipliers for DSP applications , 2003 .
[20] Andreas Gerstlauer,et al. Multi-level approximate logic synthesis under general error constraints , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[21] Kaushik Roy,et al. SALSA: Systematic logic synthesis of approximate circuits , 2012, DAC Design Automation Conference 2012.
[22] Sy-Yen Kuo,et al. Adaptive Low-Error Fixed-Width Booth Multipliers , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..