An approximate logarithmic squaring circuit with error compensation for DSP applications

The squaring function is one of the frequently used arithmetic functions in DSP, so an approximation of the squaring function is acceptable as long as this approximation corrupts the bits that are already corrupted by noise, and does not degrade application@?s performance significantly. Approximation of the squaring function can lead to significant savings in hardware and processing time. Previously proposed approximations of the squaring function include LUT-based solutions, linear interpolation of the squaring function and minimization of combinational logic. This paper proposes approximation based on a simple logarithmic interpolation of a squaring function with a simple logic block, which can be reused for the error compensation. The proposed block performs approximation of the squaring function with a shift operation and a carry-free subtraction. The proposed approximate squarer with one compensation block achieves the average relative error below 1.5% for any bit length, while maintaining a low power consumption. In order to evaluate the device utilization, the propagation delay and power consumption and to compare it with the existing solutions, we have synthesized the proposed squarer and the existing solutions for the standard cell library and 0.25@mm CMOS process parameters.

[1]  Khalid H. Abed,et al.  CMOS VLSI Implementation of a Low-Power Logarithmic Converter , 2003, IEEE Trans. Computers.

[2]  Patricio Bulic,et al.  A simple pipelined squaring circuit for DSP , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[3]  Jar-Ferr Yang,et al.  An approximate square criterion for H.264/AVC intra mode decision , 2008, 2008 IEEE International Conference on Multimedia and Expo.

[4]  Michael J. Schulte,et al.  Truncated squarers with constant and variable correction , 2004, SPIE Optics + Photonics.

[5]  Kyungwhoon Cheun,et al.  A Low Complexity Euclidean Norm Approximation , 2008, IEEE Transactions on Signal Processing.

[6]  Vassilis Paliouras,et al.  Low-power properties of the logarithmic number system , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.

[7]  Dhamin Al-Khalili,et al.  Carry-free approximate squaring functions with O(n) complexity and O(1) delay , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Ming-Hwa Sheu,et al.  Fast compensative design approach for the approximate squaring function , 2002 .

[9]  T. Stouraitis,et al.  Signal activity and power consumption reduction using the logarithmic number system , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[10]  Vassilis Paliouras,et al.  Considering the alternatives in low-power design , 2001 .

[11]  J. Pihl,et al.  A multiplier and squarer generator for high performance DSP applications , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[12]  Shahid Masud,et al.  FPGA Design for Statistics-Inspired Approximate Sum-of-Squared-Error Computation in Multimedia Applications , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Sunil P. Khatri,et al.  A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Van-Phuc Hoang,et al.  Low-error and efficient fixed-width squarer for digital signal processing applications , 2012, 2012 Fourth International Conference on Communications and Electronics (ICCE).

[15]  Terri S. Fiez,et al.  Design of a new squaring function for the Viterbi algorithm , 1994, IEEE J. Solid State Circuits.

[16]  Behrooz Parhami,et al.  A logarithmic approach to energy-efficient GPU arithmetic for mobile devices , 2013, 2013 Asilomar Conference on Signals, Systems and Computers.

[17]  Tae-Hwan Kim,et al.  Multiplier-less and Table-less Linear Approximation for Square-Related Functions , 2010, IEICE Trans. Inf. Syst..

[18]  Patricio Bulic,et al.  Applicability of approximate multipliers in hardware neural networks , 2012, Neurocomputing.

[19]  D.J. Mclaren,et al.  Improved Mitchell-based logarithmic multiplier for low-power DSP applications , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[20]  V. Mahalingam,et al.  Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition , 2006, IEEE Transactions on Computers.

[21]  Yong-Eun Kim,et al.  Power and Area Efficient Squarer Design , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[22]  Shiann-Rong Kuang,et al.  High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Javier Valls-Coquillat,et al.  Low Cost Hardware Implementation of Logarithm Approximation , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Khalid H. Abed,et al.  VLSI Implementation of a Low-Power Antilogarithmic Converter , 2003, IEEE Trans. Computers.

[25]  Hoda S. Abdel-Aty-Zohdy,et al.  Combinational logic approach for implementing an improved approximate squaring function , 1999 .

[26]  Timo Hämäläinen,et al.  A High-Performance Sum of Absolute Difference Implementation for Motion Estimation , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[27]  K.H. Abed,et al.  VLSI Implementations of Low-Power Leading-One Detector Circuits , 2006, Proceedings of the IEEE SoutheastCon 2006.

[28]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..