“Dual-purpose” remateable Conductive Ball-in-Pit interconnects for chip powering and passive alignment in Proximity Communication enabled multi-chip packages

We propose a novel chip-to-chip interconnection, called Conductive Ball-in-Pit (CBiP), to simultaneously accomplish micron-scale layer-to-layer alignment and power-distribution that are essential in any Proximity Communication (PxC)-enabled multi-chip package. CBiP interconnects are demonstrated: (1) to be remateable, (2) to achieve a low-resistance contact between chips assembled in a face-to-face configuration, (3) to carry greater than 1.7 A of DC current, and (4) to passively align chips to within 3 μm.

[1]  Kuroda Tadahiro,et al.  An 8Tb/s 1pJ/b 0.8mm2/Tb/s QDR Inductive-Coupling Interface Between 65nm CMOS GPU and 0.1um DRAM , 2010 .

[2]  A.S. Leon,et al.  The U1traSPARC T1: A Power-Efficient High-Throughput 32-Thread SPARC Processor , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[3]  R. Ho,et al.  Novel packaging with rematable spring interconnect chips for MCM , 2009, 2009 59th Electronic Components and Technology Conference.

[4]  H. Thacker,et al.  A novel MCM package enabling proximity communication I-O , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[5]  Dawei Huang,et al.  A 40 nm 16-Core 128-Thread SPARC SoC Processor , 2011, IEEE Journal of Solid-State Circuits.

[6]  H. Thacker,et al.  Grating-coupler based low-loss optical interlayer coupling , 2011, 8th IEEE International Conference on Group IV Photonics.

[7]  Tadahiro Kuroda,et al.  An 8Tb/s 1pJ/b 0.8mm2/Tb/s QDR inductive-coupling interface between 65nm CMOS GPU and 0.1µm DRAM , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[8]  Xuezhe Zheng,et al.  Aligning Chips Face-to-Face for Dense Capacitive and Optical Communication , 2010, IEEE Transactions on Advanced Packaging.