Delta-Sigma Modulators for Power-Efficient A/D Conversion in High-Speed Wireless Communications

This paper describes how the signal path within a DeltaSigma modulator can be designed, independent of its noise-shaping characteristics, in order to significantly reduce the harmonic distortion due to opamp nonidealities and to lower the power dissipation. This paper then presents architectural approaches for designing high-resolution DeltaSigma modulators at low oversampling ratios (OSRs) and low supply voltages. Thus, analog-to-digital converters (ADCs) can be designed in low-voltage nano-scale digital CMOS technologies to achieve high-speed and high-resolution A/D conversion, with high power efficiency (energy dissipation less than lpj per conversion step). Such DeltaSigma ADCs are attractive for emerging broadband communication applications.

[1]  A. Wiesbauer,et al.  A power optimized 14-bit SC /spl Delta//spl Sigma/ modulator for ADSL CO applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[3]  F. Maloberti,et al.  A 14mW Multi-bit /spl Delta//spl Sigma/ Modulator with 82dB SNR and 86dB DR for ADSL2+ , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Richard Schreier,et al.  An empirical study of high-order single-bit delta-sigma modulators , 1993 .

[5]  Kenneth W. Martin,et al.  High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[6]  J. Steensgaard.  Nonlinearities in SC delta-sigma A/D converters , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[7]  P. Benabes,et al.  New wideband sigma-delta convertor , 1993 .

[8]  Mohammad Taherzadeh-Sani,et al.  Behavioral Modeling of Opamp Gain and Dynamic Effects for Power Optimization of Delta-Sigma Modulators and Pipelined ADCs , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[9]  Michiel Steyaert,et al.  Analysis of the trade-off between bandwidth, resolution, and power in /spl Delta//spl Sigma/ analog to digital converters , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[10]  KiYoung Nam,et al.  A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion , 2005, IEEE Journal of Solid-State Circuits.

[11]  Gabor C. Temes,et al.  Low-distortion delta-sigma topologies for MASH architectures , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[12]  Tai-Haur Kuo,et al.  A wideband CMOS sigma-delta modulator with incremental data weighted averaging , 2002 .

[13]  Franco Maloberti,et al.  3.4 A 14mW Multi-bit ∆Σ Modulator with 82dB SNR and 86dB DR for ADSL2+ , 2006 .

[14]  Qiuting Huang,et al.  A 50-mW 14-bit 2.5-MS/s /spl Sigma/-/spl Delta/ modulator in a 0.25 /spl mu/m digital CMOS technology , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[15]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[16]  Bruce A. Wooley,et al.  A 2.5-V sigma-delta modulator for broadband communications applications , 2001 .

[17]  A. R. Feldman,et al.  A 13-bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications , 1998 .

[18]  Mohammed Ismail,et al.  Reconfigurable ADCs enable smart radios for 4G wireless connectivity , 2006 .

[19]  Franco Maloberti.  Data Converters , 2007 .

[20]  A.A. Hamoui,et al.  A 1.8-V 3-MS/s 13-bit /spl Delta//spl Sigma/ A/D converter with pseudo data-weighted-averaging in 0.18-/spl mu/m digital CMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[21]  P. Ferguson,et al.  One bit higher order sigma-delta A/D converters , 1990, IEEE International Symposium on Circuits and Systems.

[22]  Richard Schreier.  Mismatch-Shaping Digital-to-Analog Conversion , 1997 .

[23]  Franco Maloberti,et al.  Op-amp swing reduction in sigma-delta modulators , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[24]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[25]  Michael M. Miyamoto,et al.  An 80/100MS/s 76.3/70.1dB SNDR /spl Delta//spl Sigma/ ADC for Digital TV Receivers , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[26]  Miyamoto Masayuki,et al.  A 80/100 MS/s 76.3/70.1-dB SNDR ΔΣ ADC for digital TV receivers , 2006 .