Effect of increasing chip density on the evolution of computer architectures

Trends in lithography and process technology indicate that billion-transistor computer chips will be possible well before the end of the decade. Such a large number of transistors could be used to implement dynamic learning techniques to improve the performance of a processor for many applications. However, the efficiency of use of transistors in this manner is not high. A more attractive use of the available transistors is to bring more of the entire system onto the chip, and this paper examines two different approaches for doing so. The first involves bringing memory closer to the processors in a symmetric multiprocessor cell, and using these cells in a regular organization with a programmable interconnection to create powerful computers. The second involves integration on the same chip of varied structures such as processors, DRAM, sensors, and transducers, which in the past required different processing capabilities-commonly referred to as the System-on-a-Chip approach. The paper describes the exciting options offered by both approaches and discusses the implications of each for programming and tool development.

[1]  James E. Smith,et al.  Trace Processors: Moving to Fourth-Generation Microarchitectures , 1997, Computer.

[2]  Eric Kronstadt Some observations based on simple models of MP scaling , 2000, 2000 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS (Cat. No.00EX422).

[3]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[4]  Pong-Fei Lu,et al.  Physical design of a fourth-generation POWER GHz microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Kaushik Roy,et al.  Test challenges for deep sub-micron technologies , 2000, Proceedings - Design Automation Conference.

[6]  Mikko H. Lipasti,et al.  Superspeculative Microarchitecture for Beyond AD 2000 , 1997, Computer.

[7]  Clayton M. Christensen,et al.  Disruptive Technologies: Catching the Wave , 1995 .

[8]  G. Amdhal,et al.  Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).

[9]  D. Burger,et al.  Billion-Transistor Architectures , 1997, Computer.

[10]  Se June Hong,et al.  Global Wiring on a Wire Routing Machine , 1982, 19th Design Automation Conference.

[11]  Daniel E. Lenoski,et al.  Scalable Shared-Memory Multiprocessing , 1995 .

[12]  Ajay K. Royyuru,et al.  Blue Gene: A vision for protein science using a petaflop supercomputer , 2001, IBM Syst. J..

[13]  Ravi Nair Dynamic path-based branch correlation , 1995, MICRO 1995.

[14]  Jeffrey M. Nick,et al.  S/390 Cluster Technology: Parallel Sysplex , 1997, IBM Syst. J..

[15]  R. Nair,et al.  Wire-routing machines—New tools for VLSI physical design , 1983, Proceedings of the IEEE.

[16]  Kunle Olukotun,et al.  The case for a single-chip multiprocessor , 1996, ASPLOS VII.

[17]  Richard J. Carter,et al.  Teramac configurable custom computer , 1995, Optics East.

[18]  Yale N. Patt,et al.  One Billion Transistors, One Uniprocessor, One Chip , 1997, Computer.