Linear-Phase Delay Filters for Ultra-Low-Power Signal Processing in Neural Recording Implants

We present the design and implementation of linear-phase delay filters for ultra-low-power signal processing in neural recording implants. We use these filters as low-distortion delay elements along with an automatic biopotential detector to perform integral waveform extraction and efficient power management. The presented delay elements are realized employing continuous-time OTA-C filters featuring 9th-order equiripple transfer functions with constant group delay. Such analog delay enables processing neural waveforms with reduced overhead compared to a digital delay since it does not requires sampling and digitization. It uses an allpass transfer function for achieving wider constant-delay bandwidth than all-pole does. Two filters realizations are compared for implementing the delay element: the Cascaded structure and the Inverse follow-the-leader feedback filter. Their respective strengths and drawbacks are assessed by modeling parasitics and non-idealities of OTAs, and by transistor-level simulations. A budget of 200 nA is used in both filters. Experimental measurements with the chosen filter topology are presented and discussed.

[1]  Patrick D. Wolf,et al.  Evaluation of spike-detection algorithms fora brain-machine interface application , 2004, IEEE Transactions on Biomedical Engineering.

[2]  Rahul Sarpeshkar,et al.  A practical micropower programmable bandpass filter for use in bionic ears , 2003, IEEE J. Solid State Circuits.

[3]  Robert Rieger,et al.  Design strategies for multi-channel low-noise recording systems , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  M. Sawan,et al.  An Ultra Low-Power CMOS Automatic Action Potential Detector , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[5]  David Sander,et al.  A low-power CMOS neural amplifier with amplitude measurements for spike sorting , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Rahul Sarpeshkar,et al.  A Low-Power Wide-Linear-Range Transconductance Amplifier , 1997 .

[7]  J. K. Fidler,et al.  Synthesis and performance analysis of universal minimum component integrator-based IFLF OTA-grounded capacitor filter , 1996 .

[8]  P.A. Abshire,et al.  Real-time variance based template matching spike sorting system , 2007, 2007 IEEE/NIH Life Science Systems and Applications Workshop.

[9]  A. Zviagintsev,et al.  A Low-Power Spike Detection and Alignment Algorithm , 2005, Conference Proceedings. 2nd International IEEE EMBS Conference on Neural Engineering, 2005..

[10]  Teresa H. Y. Meng,et al.  HermesB: A Continuous Neural Recording System for Freely Behaving Primates , 2007, IEEE Transactions on Biomedical Engineering.

[11]  John G. Harris,et al.  A low-power analog spike detector for extracellular neural recordings , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..

[12]  Reid R. Harrison,et al.  A low-power integrated circuit for adaptive detection of action potentials in noisy signals , 2003, Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439).

[13]  Amir M. Sodagar,et al.  A Fully Integrated Mixed-Signal Neural Processor for Implantable Multichannel Cortical Recording , 2007, IEEE Transactions on Biomedical Engineering.

[14]  Mohamad Sawan,et al.  Circuits techniques and microsystems assembly for intracortical multichannel ENG recording , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[15]  Ran Ginosar,et al.  An Integrated System for Multichannel Neuronal Recording With Spike/LFP Separation, Integrated A/D Conversion and Threshold Detection , 2007, IEEE Trans. Biomed. Eng..

[16]  A. Zviagintsev,et al.  Low-Power Architectures for Spike Sorting , 2005, Conference Proceedings. 2nd International IEEE EMBS Conference on Neural Engineering, 2005..

[17]  W. Liu,et al.  A 128-Channel 6 mW Wireless Neural Recording IC With Spike Feature Extraction and UWB Transmitter , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[18]  Scott K. Arfin,et al.  Low-Power Circuits for Brain-Machine Interfaces , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[19]  Yichuang Sun,et al.  Continuous-Time Active Filter Design , 1998 .

[20]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[21]  R.R. Harrison,et al.  Local field potential measurement with low-power analog integrated circuit , 2004, The 26th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[22]  Mohamad Sawan,et al.  A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[23]  Youngsoo Shin,et al.  Semicustom Design Methodology of Power Gated Circuits for Low Leakage Applications , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  M. E. Valkenburg,et al.  Design of Analog Filters , 2001 .

[25]  E. Rodriguez-Villegas,et al.  A 1-V micropower log-domain integrator based on FGMOS transistors operating in weak inversion , 2004, IEEE Journal of Solid-State Circuits.

[26]  Chun-Ming Chang,et al.  Analytical synthesis of high-order single-ended-input OTA-grounded C all-pass and band-reject filter structures , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Dennis A. Turner,et al.  The development of brain-machine interface neuroprosthetic devices , 2011, Neurotherapeutics.

[28]  Anatol I. Zverev,et al.  Handbook of Filter Synthesis , 1967 .

[29]  Rolf Schaumann,et al.  Comparison of magnitude and delay sensitivity in IFLF and cascade g/sub m/-C filters , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[30]  R. Olsson,et al.  A three-dimensional neural recording microsystem with implantable data compression circuitry , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[31]  K.V. Shenoy,et al.  Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems , 2005, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[32]  Esther Rodríguez-Villegas,et al.  A micropower CMOS continuous-time filter with on-chip automatic tuning , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  Timothy Denison,et al.  Integrated circuit amplifiers for multi-electrode intracortical recording , 2009, Journal of neural engineering.

[34]  Esther Rodríguez-Villegas,et al.  A Nanopower Bandpass Filter for Detection of an Acoustic Signal in a Wearable Breathing Detector , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[35]  Mohamad Sawan,et al.  Event-driven data and power management in high-density neural recording microsystems , 2009, 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference.

[36]  Awais M. Kamboh,et al.  Area-Power Efficient VLSI Implementation of Multichannel DWT for Data Compression in Implantable Neuroprosthetics , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[37]  R. Genov,et al.  256-Channel Neural Recording and Delta Compression Microsystem With 3D Electrodes , 2009, IEEE Journal of Solid-State Circuits.

[38]  Patrick D Wolf,et al.  A single-chip signal processing and telemetry engine for an implantable 96-channel neural data acquisition system , 2007, Journal of neural engineering.

[39]  Rahul Sarpeshkar,et al.  An ultra-low-power programmable analog bionic ear processor , 2005, IEEE Transactions on Biomedical Engineering.

[40]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[41]  K.G. Oweiss,et al.  A systems approach for data compression and latency reduction in cortically controlled brain machine interfaces , 2006, IEEE Transactions on Biomedical Engineering.