The BACK algorithm for sequential test generation

A test-generation algorithm called the BACK algorithm is proposed for sequential test generation. The BACK algorithm is a modified D-algorithm. Instead of forward fault propagation to generate sensitized paths, the BACK algorithm creates the sensitized paths backwards by justifying the required sensitized values. The BACK algorithm not only is easier to implement but also requires less run-time memory than the D-algorithm. A testability measurement which guides the justification of sensitized values is also presented. The BACK algorithm has been implemented and used very successfully for AT&T sequential circuits.<<ETX>>

[1]  Alexander Miczo,et al.  The Sequential ATPG: A Theoretical Limit , 1983, International Test Conference.

[2]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[3]  J. Paul Roth,et al.  A Heuristic Algorithm for the Testing of Asynchronous Circuits , 1971, IEEE Transactions on Computers.

[4]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[5]  Ralph Marlett,et al.  EBT: A Comprehensive Test Generation Technique for Highly Sequential Circuits , 1978, 15th Design Automation Conference.

[6]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[7]  Peter Muth,et al.  A Nine-Valued Circuit Model for Test Generation , 1976, IEEE Transactions on Computers.

[8]  Premachandran R. Menon,et al.  Test Generation In Lamp2: Concepts and Algorithms , 1985, ITC.

[9]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[10]  Wu-Tung Cheng,et al.  SPLIT circuit model for test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[11]  Shianling Wu,et al.  A Sequential Circuit Test Generation System , 1985, ITC.

[12]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .