The BACK algorithm for sequential test generation
暂无分享,去创建一个
[1] Alexander Miczo,et al. The Sequential ATPG: A Theoretical Limit , 1983, International Test Conference.
[2] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[3] J. Paul Roth,et al. A Heuristic Algorithm for the Testing of Asynchronous Circuits , 1971, IEEE Transactions on Computers.
[4] J. Paul Roth,et al. Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..
[5] Ralph Marlett,et al. EBT: A Comprehensive Test Generation Technique for Highly Sequential Circuits , 1978, 15th Design Automation Conference.
[6] Prabhakar Goel,et al. An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.
[7] Peter Muth,et al. A Nine-Valued Circuit Model for Test Generation , 1976, IEEE Transactions on Computers.
[8] Premachandran R. Menon,et al. Test Generation In Lamp2: Concepts and Algorithms , 1985, ITC.
[9] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[10] Wu-Tung Cheng,et al. SPLIT circuit model for test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[11] Shianling Wu,et al. A Sequential Circuit Test Generation System , 1985, ITC.
[12] L. H. Goldstein,et al. Controllability/observability analysis of digital circuits , 1978 .