A CMOS highly linear channel-select filter for 3G multistandard integrated wireless receivers

A new approach for designing digitally programmable CMOS integrated baseband filters is presented. The proposed technique provides a systematic method for designing filters exhibiting high linearity and low power. A sixth-order Butterworth low-pass filter with 14-bit bandwidth tuning range is designed for implementing the baseband channel-select filter in an integrated multistandard wireless receiver. The filter consumes a current of 2.25 mA from a 2.7-V supply and occupies an area of 1.25 mm/sup 2/ in a 0.5-/spl mu/m chip. The proposed filter design achieves high spurious free dynamic ranges (SFDRs) of 92 dB for PDC (IS-54), 89 dB for GSM, 84 dB for IS-95, and 80 dB for WCDMA.

[1]  A. Rofougaran,et al.  A CMOS channel-select filter for a direct-conversion wireless receiver , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[2]  H. Khorramabadi,et al.  Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuning , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Bram Nauta,et al.  A CMOS "soft-switched" transconductor and its application in gain control and filters , 1997 .

[4]  K. Halonen,et al.  A 2.7V CMOS dual-mode baseband filter for PDC and WCDMA , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[5]  John B. Hughes,et al.  High-linearity continuous-time filter in 5-V VLSI CMOS , 1992 .

[6]  Saska Lindfors,et al.  A 3-V continuous-time filter with on-chip tuning for IS-95 , 1999 .

[7]  Qiuting Huang,et al.  Design and implementation of an untrimmed MOSFET-only 10-bit A/D converter with -79-dB THD , 1998 .

[8]  A.A. Abidi,et al.  A broad-band tunable CMOS channel-select filter for a low-IF wireless receiver , 1999, IEEE Journal of Solid-State Circuits.

[9]  G. Chien,et al.  A power-optimized CMOS baseband channel filter and ADC for cordless applications , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[10]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[11]  Changsik Yoo,et al.  A /spl plusmn/1.5-V, 4-MHz CMOS continuous-time filter with a single-integrator based tuning , 1998 .

[12]  G. Geelen,et al.  An inherently linear and compact MOST-only current division technique , 1992 .

[13]  Fuji Yang,et al.  A low-distortion BiCMOS seventh-order Bessel filter operating at 2.5 V supply , 1996 .

[14]  Jacques C. Rudell,et al.  A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications , 1997, IEEE J. Solid State Circuits.

[15]  M. Koyama,et al.  A 2.5-V active low-pass filter using all-n-p-n Gilbert cells with a 1-V/sub p-p/ range , 1993 .

[16]  Jussi Ryynanen,et al.  A 2-GHz wide-band direct conversion receiver for WCDMA applications , 1999, IEEE J. Solid State Circuits.

[17]  H. A. Alzaher,et al.  Digitally tuned analogue integrated filters using R-2R ladder , 2000 .

[18]  M. del Mar Hershenson,et al.  A 115-mW, 0.5-/spl mu/m CMOS GPS receiver with wide dynamic-range active filters , 1998 .