An Application Specific Reconfigurable Architecture with Reduced Area and Static Memory Cells
暂无分享,去创建一个
Muhammad Rashid | Muhammad Mazher Iqbal | Husain Parvez | Fasahat Hussain | M. M. Iqbal | H. Parvez | M. Rashid | F. Hussain
[1] Scott Hauck,et al. Automatic Design of Area-Efficient Configurable ASIC Cores , 2007, IEEE Transactions on Computers.
[2] Wayne Luk,et al. ADAM: Automated Design Analysis and Merging for Speeding up FPGA Development , 2018, FPGA.
[3] Karel Heyse,et al. Enabling FPGA routing configuration sharing in dynamic partial reconfiguration , 2014, Design Automation for Embedded Systems.
[4] Wei Li,et al. NAND-NOR: A Compact, Fast, and Delay Balanced FPGA Logic Element , 2017, FPGA.
[5] Muhammad Rashid,et al. "Multi-Circuit": Automatic Generation of an Application Specific Configurable Core for Known Set of Application Circuits , 2016, J. Circuits Syst. Comput..
[6] M. Kannan,et al. Efficient Use of On-Chip Memories and Scheduling Techniques to Eliminate the Reconfiguration Overheads in Reconfigurable Systems , 2019, J. Circuits Syst. Comput..
[7] An Chen,et al. A review of emerging non-volatile memory (NVM) technologies and applications , 2016 .
[8] Jingtong Hu,et al. Low Overhead Online Data Flow Tracking for Intermittently Powered Non-Volatile FPGAs , 2020, ACM J. Emerg. Technol. Comput. Syst..
[9] Jagan Singh Meena,et al. Overview of emerging nonvolatile memory technologies , 2014, Nanoscale Research Letters.
[10] Bertrand Le Gal,et al. Design of multi-mode application-specific cores based on high-level synthesis , 2012, Integr..
[11] Yangdong Deng,et al. A Survey of Coarse-Grained Reconfigurable Architecture and Design , 2019, ACM Comput. Surv..
[12] Ali Jahanian,et al. Three-Dimensional Physical Design Flow for Monolithic 3D-FPGAs to Improve Timing Closure and Chip Area , 2017, J. Circuits Syst. Comput..
[13] Jonathan Rose,et al. The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2004 .
[14] Mahmood Fazlali,et al. Accelerating datapath merging by task parallelisation on multicore systems , 2019, Int. J. Parallel Emergent Distributed Syst..
[15] Aaron G. Graham,et al. VTR 8 , 2020, ACM Trans. Reconfigurable Technol. Syst..
[16] Alan Mishchenko,et al. Improving FPGA Performance with a S44 LUT Structure , 2018, FPGA.
[17] Elias Vansteenkiste,et al. TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's Interconnect Network , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[18] Hassan Mostafa,et al. Technology Scaling Roadmap for FinFET-Based FPGA Clusters Under Process Variations , 2018, J. Circuits Syst. Comput..
[19] Muhammad Rashid,et al. Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing , 2017, Int. J. Reconfigurable Comput..
[20] Steven Trimberger,et al. Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology , 2015, Proceedings of the IEEE.
[21] Zied Marrakchi,et al. A Top-Down Optimization Methodology for Mutually Exclusive Applications , 2014, Int. J. Reconfigurable Comput..
[22] Russell Tessier,et al. FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..