Dislocation-free relaxed SiGe-on-insulator mesa structures fabricated by high-temperature oxidation

Relaxed SiGe-on-Insulator (SGOI) mesa structures were fabricated using mesa etching and successive high-temperature oxidation of SiGe layer on a Si-on-insulator (SOI) substrate for strained SOI (SSOI) metal–oxide–semiconductor field effect transistors (MOSFETs). In this procedure, the oxidation induces an increase in Ge fraction in the SiGe layer due to the rejection of Ge atoms from the oxide layer, while the mesa isolation enhances the lattice relaxation in the SiGe mesa. As a consequence, almost fully relaxed SGOI mesa structures with the Ge fraction up to 0.35 were obtained without introducing dislocations and surface undulation. Raman measurements revealed that a higher relaxation has been obtained for smaller and thicker mesas as well as at higher oxidation temperature. The experimental results were qualitatively explained by a relaxation model in which a strained SiGe island expands laterally without introducing dislocations on a plastic substrate. Based on this model, the applicability of this met...

[1]  Noriyoshi Shibata,et al.  SiGe-on-insulator substrate using SiGe alloy grown Si(001) , 1999 .

[2]  H.-S. Philip Wong,et al.  SiGe-on-insulator prepared by wafer bonding and layer transfer for high-performance field-effect transistors , 2001 .

[3]  J. Welser,et al.  Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors , 1994, IEEE Electron Device Letters.

[4]  G. Abstreiter,et al.  Molecular beam epitaxy growth and thermal stability of Si1-xGex layers on extremely thin silicon-on-insulator substrates , 1998 .

[5]  N. Sugiyama,et al.  Formation of strained-silicon layer on thin relaxed-SiGe/SiO2/Si structure using SIMOX technology , 2000 .

[6]  C. K. Inoki,et al.  Strain relaxation of SiGe islands on compliant oxide , 2002 .

[7]  D. Antoniadis,et al.  Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates , 2001 .

[8]  Ya-Hong Xie,et al.  Influence of strain on semiconductor thin film epitaxy , 1997 .

[9]  K. Nakagawa,et al.  Elimination of misfit dislocations in Si1−xGex/Si heterostructures by limited‐area molecular‐beam epitaxial growth , 1992 .

[10]  Subramanian S. Iyer,et al.  New approach to the growth of low dislocation relaxed SiGe material , 1994 .

[11]  E. P. EerNisse,et al.  Stress in thermal SiO2 during growth , 1979 .

[12]  N. Sugiyama,et al.  Fabrication of a strained is on sub-10-nm-thick SiGe-on-insulator virtual substrate , 2002 .

[13]  Kang L. Wang,et al.  High-quality strain-relaxed SiGe alloy grown on implanted silicon–on–insulator substrate , 2000 .

[14]  F. H. Dacol,et al.  Measurements of alloy composition and strain in thin GexSi1−x layers , 1994 .

[15]  D. Antoniadis,et al.  Hole mobility enhancements and alloy scattering-limited mobility in tensile strained Si/SiGe surface channel metal-oxide-semiconductor field-effect transistors , 2002 .

[16]  M. H. Lyons,et al.  Equilibrium critical thickness for Si1−xGex strained layers on (100) Si , 1990 .

[17]  Shinichi Takagi,et al.  Fabrication of strained Si on an ultrathin SiGe-on-insulator virtual substrate with a high-Ge fraction , 2001 .

[18]  Shinichi Takagi,et al.  A Novel Fabrication Technique of Ultrathin and Relaxed SiGe Buffer Layers with High Ge Fraction for Sub-100 nm Strained Silicon-on-Insulator MOSFETs , 2000 .