论文信息 - A high level language for the RAPID-2 massively parallel accelerator board

A high level language for the RAPID-2 massively parallel accelerator board

In this paper, we present an abstract model of the RAPID-2 SIMD architecture. RAPID-2 is a massively parallel add-on board for PCs. It implements a "paginated set-associative" model of architecture, and has systolic capabilities. The L1 language implements the abstract model. L1 is a co-specification language for the programming and micro-programming of RAPID-2. It is derived from C. In order to check their semantic, L1 programs can be emulated in a C++ environment. In the near future, they should be compiled into C application programs and the corresponding microprograms.<<ETX>>

L. Winckel | P. Faudemay | P. Faudemay | L. Winckel

[1] Pascal Faudemay. A paginated set-associative architecture for databases , 1995 .

[2] Karl-Erwin Großpietsch,et al. Associative processors and memories: a survey , 1992, IEEE Micro.

[3] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .

[4] Ian N. Robinson. Pattern-addressable memory , 1992, IEEE Micro.

[5] Lawrence Chisvin,et al. Content-addressable and associative memory: alternatives to the ubiquitous RAM , 1989, Computer.

[6] S. H. Lavington,et al. Active Memory for Managing Persistent Objects , 1990 .

[7] Alain Greiner,et al. RAPID-2, an object-oriented associative memory applicable to genome data processing , 1994, 1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences.

[8] Mahdi Abdelguerfi,et al. Emerging Trends in Database and Knowledge-Base Machines: The Application of Parallel Architectures to Smart Information Systems , 1995 .