A Unified Environment for Fault Injection at Any Design Level Based on Emulation

Sensitivity of electronic circuits to radiation effects is an increasing concern in modern designs. As technology scales down, Single Event Upsets (SEUs) are made more frequent and probable, affecting not only space applications, but also applications at earth's surface, like automotive applications. Fault injection is a method widely used to evaluate the SEU sensitivity of digital circuits. Among the existing fault injection techniques, those based on FPGA emulation have proven to be the fastest ones. In this paper a unified emulation environment which combines two fault injection techniques based on FPGA emulation is proposed. The new emulation environment provides both, a high speed tool for quick fault detection, and a medium speed tool for in-depth analysis of SEUs propagation. The experiments presented here show that the two techniques can be successfully applied in a complementary manner.

[1]  Massimo Violante,et al.  Exploiting FPGA for accelerating fault injection experiments , 2001, Proceedings Seventh International On-Line Testing Workshop.

[2]  A. F. Leon Field programmable gate arrays in space , 2003 .

[3]  Régis Leveugle,et al.  Using run-time reconfiguration for fault injection in hardware prototypes , 2000, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[4]  Brent Nelson,et al.  Designing and Debugging Custom Computing Applications , 2000, IEEE Des. Test Comput..

[5]  Mario García-Valderas,et al.  Techniques for fast transient fault grading based on autonomous emulation [IC fault tolerance evaluation] , 2005, Design, Automation and Test in Europe.

[6]  Régis Leveugle Fault injection in VHDL descriptions and emulation , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[7]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .