A Unified Environment for Fault Injection at Any Design Level Based on Emulation
暂无分享,去创建一个
C. Lopez-Ongil | F. Munoz | M.A. Aguirre | L. Entrena | M. Garcia-Valderas | M. Portela | V. Baena | J. Tombs
[1] Massimo Violante,et al. Exploiting FPGA for accelerating fault injection experiments , 2001, Proceedings Seventh International On-Line Testing Workshop.
[2] A. F. Leon. Field programmable gate arrays in space , 2003 .
[3] Régis Leveugle,et al. Using run-time reconfiguration for fault injection in hardware prototypes , 2000, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..
[4] Brent Nelson,et al. Designing and Debugging Custom Computing Applications , 2000, IEEE Des. Test Comput..
[5] Mario García-Valderas,et al. Techniques for fast transient fault grading based on autonomous emulation [IC fault tolerance evaluation] , 2005, Design, Automation and Test in Europe.
[6] Régis Leveugle. Fault injection in VHDL descriptions and emulation , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[7] Johan Karlsson,et al. Fault injection into VHDL models: the MEFISTO tool , 1994 .