Efficient time slot assignment algorithms in variable bit rate TDM switch

The VTDM switching architecture has been proposed as a new worthwhile solution for VBR video transmission. The VTDM requires real-time and efficient time slot assignment, which is performed in every frame period. We propose two algorithms that are efficient, fast and practical for hardware implementation.

[1]  T. Inukai,et al.  An Efficient SS/TDMA Time Slot Assignment Algorithm , 1979, IEEE Trans. Commun..

[2]  Y. Ito,et al.  Analysis of a switch matrix for an SS/TDMA system , 1977, Proceedings of the IEEE.

[3]  Yiu-Wing Leung,et al.  A modular multirate video switch Design and dimensioning , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[4]  Achille Pattavina,et al.  Datagram switching networks for broadband data communications , 1992, [Conference Record] GLOBECOM '92 - Communications for Global Users: IEEE.

[5]  Maurizio A. Bonuccelli.  A fast time slot assignment algorithm for TDM hierarchical switching systems , 1989, IEEE Trans. Commun..

[6]  I. Gopal,et al.  Minimizing Packet Waiting Time in a Multibeam Satellite System , 1982, IEEE Trans. Commun..

[7]  Nick McKeown,et al.  The Tiny Tera: A Packet Switch Core , 1998, IEEE Micro.

[8]  Pravin Varaiya,et al.  Scheduling cells in an input-queued switch , 1993 .