Nanoscale MOSFET modeling for low-power RF design using the inversion coefficient

This paper discusses the concept of the inversion coefficient IC as an essential design parameter that spans the entire range of operating points, from weak, via moderate, to strong inversion. Several figures-of-merit (FoMs) including the Gm/ID, the Ft and their product Gm/ID · Ft are presented and modelled in terms of IC, including the effect of velocity saturation. These FoMs incorporate the various trade-offs encountered in analog and RF circuit design. The simplicity of the IC-based analytical models is emphasized by their favorable comparison against measurements of commercial 40- and 28-nm bulk CMOS processes, as well as with simulations using the BSIM6 model.

[1]  Christian Enz,et al.  Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design , 2006 .

[2]  Christian C. Enz,et al.  RF Small-Signal and Noise Modeling Including Parameter Extraction of Nanoscale MOSFET From Weak to Strong Inversion , 2015, IEEE Transactions on Microwave Theory and Techniques.

[3]  C. C. Enz,et al.  Figure-of-merit for optimizing the current-efficiency of low-power RF circuits , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[4]  P. Heydari,et al.  Ultra-low power RFIC design using moderately inverted MOSFETs: an analytical/experimental study , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[5]  Christian C. Enz,et al.  Low-power analog/RF circuit design based on the inversion coefficient , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[6]  Ali M. Niknejad,et al.  BSIM6: Analog and RF Compact Model for Bulk MOSFET , 2014, IEEE Transactions on Electron Devices.

[7]  E. Vittoz,et al.  Charge-Based MOS Transistor Modeling , 2006 .

[8]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[9]  Willy M. C. Sansen,et al.  1.3 Analog CMOS from 5 micrometer to 5 nanometer , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[10]  Yann Deval,et al.  Design methodology for ultra low-power analog circuits using next generation BSIM6 MOSFET compact model , 2013, Microelectron. J..

[11]  Y. Deval,et al.  A 60µW LNA for 2.4 GHz wireless sensors network applications , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.