Investigation of the routing algorithm in a De Bruijn-based NoC for low-power applications

The De Bruijn topology, due to its interesting features such as a small minimal path, a small average latency and a small average number of hops, is a promising alternative topology to mesh-based NoCs for low-power applications. However, these advantages strongly depend on the efficiency of the routing algorithm in presence of congestion. This paper investigates efficient implementations of routing algorithms in NoCs based on the De Bruijn topology. Four routing algorithms are proposed and evaluated for NoCs up to 64 nodes. Simulation results show that combining FIFO buffers and Deviation Priority in the General Shifting based Routing Algorithm “GSRA” leads to the best performances. With the proposed routing algorithm, the De Bruijn-based NoCs up to 64 nodes are shown to keep excellent communication bandwidth and latency with packet injection rates above 10%. The average number of hops is significantly smaller than for corresponding mesh-based NoC, thereby making the De Bruijn topology an excellent candidate for low-power applications.

[1]  Jianhao Hu,et al.  A novel 3D NoC architecture based on De Bruijn graph , 2012, Comput. Electr. Eng..

[2]  Dhiraj K. Pradhan,et al.  Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Christian Bernard,et al.  A 477mW NoC-based digital baseband for MIMO 4G SDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[4]  Dhiraj K. Pradhan,et al.  Reliable network-on-chip based on generalized de Bruijn graph , 2007, 2007 IEEE International High Level Design Validation and Test Workshop.

[5]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[6]  Luca Benini,et al.  Powering networks on chips , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[7]  Axel Jantsch,et al.  Evaluation of on-chip networks using deflection routing , 2006, GLSVLSI '06.

[8]  de Ng Dick Bruijn A combinatorial problem , 1946 .

[9]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[10]  Liang-Gee Chen,et al.  A 1.0TOPS/W 36-core neocortical computing processor with 2.3Tb/s Kautz NoC for universal visual recognition , 2012, 2012 IEEE International Solid-State Circuits Conference.

[11]  Mani B. Srivastava,et al.  A survey of techniques for energy efficient on-chip communication , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).