Investigation of the routing algorithm in a De Bruijn-based NoC for low-power applications
暂无分享,去创建一个
David Bol | Jean-Didier Legat | Angelo Kuti Lusala | Francois Stas | J. Legat | D. Bol | François Stas | A. K. Lusala
[1] Jianhao Hu,et al. A novel 3D NoC architecture based on De Bruijn graph , 2012, Comput. Electr. Eng..
[2] Dhiraj K. Pradhan,et al. Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Christian Bernard,et al. A 477mW NoC-based digital baseband for MIMO 4G SDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[4] Dhiraj K. Pradhan,et al. Reliable network-on-chip based on generalized de Bruijn graph , 2007, 2007 IEEE International High Level Design Validation and Test Workshop.
[5] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[6] Luca Benini,et al. Powering networks on chips , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).
[7] Axel Jantsch,et al. Evaluation of on-chip networks using deflection routing , 2006, GLSVLSI '06.
[8] de Ng Dick Bruijn. A combinatorial problem , 1946 .
[9] S. Borkar,et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[10] Liang-Gee Chen,et al. A 1.0TOPS/W 36-core neocortical computing processor with 2.3Tb/s Kautz NoC for universal visual recognition , 2012, 2012 IEEE International Solid-State Circuits Conference.
[11] Mani B. Srivastava,et al. A survey of techniques for energy efficient on-chip communication , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).