An integrated approach to retargetable code generation

Special-purpose instruction set processors (ISPs) challenge compilers because of instruction level parallelism, small numbers of registers, and highly specialized register capabilities. Many traditionally separate subproblems in code generation have been unified and jointly optimized within a single integer linear programming (ILP) model. ILP modeling provides a powerful methodology for generating high-quality code for a variety of ISPs.<<ETX>>

[1]  Mary Jean Harrold,et al.  Load/store range analysis for global register allocation , 1993, PLDI '93.

[2]  Manuel E. Benitez,et al.  Code generation for streaming: an access/execute mechanism , 1991, ASPLOS IV.

[3]  R. Hartmann,et al.  Combined scheduling and data routing for programmable ASIC systems , 1992, [1992] Proceedings The European Conference on Design Automation.

[4]  David B. Whalley,et al.  A design environment for addressing architecture and compiler interactions , 1992, Inf. Softw. Technol..

[5]  Hugo De Man,et al.  Open-ended system for high-level synthesis of flexible signal processors , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[6]  Fadi J. Kurdahi,et al.  REAL: A Program for REgister ALlocation , 1987, 24th ACM/IEEE Design Automation Conference.

[7]  David Whalley,et al.  A Design Environment for Addressing Architecutre and Compiler Interactions , 1993 .

[8]  Shlomit S. Pinter,et al.  Register allocation with instruction scheduling: a new approach , 1996, Journal of Programming Languages.

[9]  Shlomit S. Pinter,et al.  Register allocation with instruction scheduling , 1993, PLDI '93.

[10]  Nam Sung Woo.  A global, dynamic register allocation and binding for a data path synthesis system , 1991, DAC '90.

[11]  Pierre G. Paulin,et al.  DSP design tool requirements for embedded systems: A telecommunications industrial perspective , 1995, J. VLSI Signal Process..

[12]  Peter Marwedel,et al.  Verification of Hardware Descriptions by Retargetable Code Generation , 1989, 26th ACM/IEEE Design Automation Conference.