System Level Architecture Exploration for Reconfigurable Systems On Chip
暂无分享,去创建一个
Yang Qu | Kostas Masselos | Nikos S. Voros | Kari Tiensyrjä | Luc Rijnders | Marko Pettissalo | Miroslav Cupák
[1] Jürgen Becker,et al. Configware and morphware going mainstream , 2003, J. Syst. Archit..
[2] Fadi J. Kurdahi,et al. Automatic compilation to a coarse-grained reconfigurable system-opn-chip , 2003, TECS.
[3] Christophe Bobda,et al. Synthesis of dataflow graphs for reconfigurable systems using temporal partitioning and temporal placement , 2003 .
[4] BagherzadehNader,et al. Automatic compilation to a coarse-grained reconfigurable system-opn-chip , 2003 .
[5] Steven W. K. Tjiang,et al. SUIF: an infrastructure for research on parallelizing and optimizing compilers , 1994, SIGP.
[6] Wolfgang Müller,et al. A model-based approach for executable specifications on reconfigurable hardware , 2005, Design, Automation and Test in Europe.
[7] Fadi J. Kurdahi,et al. A framework for reconfigurable computing: task scheduling and context management , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[8] Bernd Steinbach,et al. UML-Based Co-Design for Run-Time Reconfigurable Architectures , 2003, FDL.
[9] Juanjo Noguera,et al. System-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures , 2003, CASES '03.