Specifying Local Timing Constraints in VHDL for HLS of Digital Systems