Nowadays, there exist a wide variety of verification tools. Some, like the SPIN model checker, are designed and mainly used for the verification of interleaving software systems, such as communication protocols. Others, like VIS (Verification Interacting with Synthesis), are designed and used for synchronous hardware systems verification. In this paper, we compare and contrast SPIN and VIS. In particular, we devote a special attention to the efficiency of these tools for the verification of communications protocols that can be implemented either in software or hardware. As a basis of our comparison, we formally describe and verify the ATMR (Asynchronous Transfer Mode Ring) medium access protocol using SPIN, and its hardware implementation using VIS. We believe that this study is of particular interest, as more and more protocols, like the ATM protocol stack, are being implemented in hardware in order to match high speed requirements. However, this is not a formal comparison of SPIN and VIS.
[1]
Gerard J. Holzmann,et al.
The Model Checker SPIN
,
1997,
IEEE Trans. Software Eng..
[2]
Tiziano Villa,et al.
VIS: A System for Verification and Synthesis
,
1996,
CAV.
[3]
Pierre Wolper,et al.
Expressing interesting properties of programs in propositional temporal logic
,
1986,
POPL '86.
[4]
Amir Pnueli,et al.
Checking that finite state concurrent programs satisfy their linear specification
,
1985,
POPL.
[5]
Edmund M. Clarke,et al.
Verification Tools for Finite-State Concurrent Systems
,
1993,
REX School/Symposium.
[6]
Gérard Padiou,et al.
Specification and Verification of the ATMR Protocol Using Unity. Part 2: Correctness Proof
,
1998,
Parallel Process. Lett..