“Condition-based” dummy fill insertion method based on ECP and CMP predictive models

Chemical Mechanical Polishing (CMP)-aware design has become important for reliability and yield. Recent work on predictive models for wafer surface planarity of Cu CMP has proven that the variation of wafer surface planarity is impacted by the metal perimeter in addition to the pattern density. Dummy fill insertion has been widely adopted to improve the CMP planarity in industrial design flows. However, conventional dummy fill insertion has been derived mainly to optimize the pattern density uniformity, which may worsen the CMP planarity because of missing impacts due to metal perimeter. In this paper, we propose; 1) a design of experiment (DOE) based method of evaluating the quality of fill insertion by using a CMP simulator which considers the impacts due to both pattern density and metal perimeter, and 2) a condition-based dummy fill insertion using the results of the proposed DOE method. Compared to the conventional pattern density driven rule-based fill insertion, the proposed method reduces the post-CMP Cu surface height variation by 24.3%. The metric of the metal perimeter may be applied to the model-based fill insertion methods, which will improve the planarity in the practical fill insertion flow.

[1]  Subarna Sinha,et al.  Model Based Layout Pattern Dependent Metal Filling Algorithm for Improved Chip Surface Uniformity in the Copper Process , 2007, 2007 Asia and South Pacific Design Automation Conference.

[2]  D. Boning,et al.  The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes , 1998 .

[3]  Andrew B. Kahng,et al.  Monte-Carlo algorithms for layout density control , 2000, ASP-DAC '00.

[4]  Wenjian Yu,et al.  Efficient 3-D extraction of interconnect capacitance considering floating metal fills with boundary element method , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Andrew B. Kahng,et al.  CMP Fill Synthesis: A Survey of Recent Studies , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Andrew B. Kahng,et al.  Filling and slotting: analysis and algorithms , 1997, ISPD '98.

[7]  Hai Zhou,et al.  Provably good and practically efficient algorithms for CMP , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[8]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, Proceedings 37th Design Automation Conference.

[9]  Liang Deng,et al.  Fast Dummy-Fill Density Analysis With Coupling Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Li Song,et al.  Hotspot Prevention Using CMP Model in Design Implementation Flow , 2008, ISQED 2008.

[11]  Atsushi Kurokawa,et al.  Dummy filling methods for reducing interconnect capacitance and number of fills , 2005, Sixth international symposium on quality electronic design (isqed'05).

[12]  Shabbir H. Batterywala,et al.  A statistical method for fast and accurate capacitance extraction in the presence of floating dummy fills , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[13]  Keun-Ho Lee,et al.  An exhaustive method for characterizing the interconnect capacitance considering the floating dummy-fills by employing an efficient field solving algorithm , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[14]  Y. Massoud,et al.  Timing implications of fill metal generation methods for system-level nano-scale designs , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[15]  Daisuke Fukuda,et al.  Full-Chip CMP Simulation System , 2011 .

[16]  Tamba Gbondo-Tugbawa,et al.  Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes , 2002 .

[17]  Qing Su,et al.  A layout dependent full-chip copper electroplating topography model , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[18]  Andrew B. Kahng,et al.  New and exact filling algorithms for layout density control , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[19]  Jinjun Xiong,et al.  Variability-Driven Considerations in the Design of Integrated-Circuit Global Interconnects , 2004 .

[20]  Andrew B. Kahng,et al.  A DOE Set for Normalization-Based Extraction of Fill Impact on Capacitances , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[21]  Dennis Sylvester,et al.  Simple and Accurate Models for Capacitance Increment due to Metal Fill Insertion , 2007, 2007 Asia and South Pacific Design Automation Conference.