Quaternary Reed-Muller Expansions of Mixed Radix Arguments in Cryptographic Circuits

Circuits built using multi-valued fixed polarity Reed-Muller expansions based on Galois field arithmetic, in particular quaternary expansions over GF(4), normally display high efficiency in terms of power consumption, area, etc. However, security application specific gate level mapping shows inefficient results for uniform radix expansions. The idea of the research here is to consolidate binary and quaternary Galois field arithmetic within a single circuit in such a way that the mathematical representations can benefit down to the gate level model. A direct method to compute quaternary fixed polarity Reed-Muller expansions of mixed radix arguments is proposed and implemented in a synthesis tool. The results for the various types of power-balanced signal encoding catered for the security application are compared and analysed.

[1]  E. Tan,et al.  Optimization of fixed-polarity Reed-Muller circuits using dual-polarity property , 2000 .

[2]  S. Rahardja,et al.  Efficient algorithm to calculate Reed-Muller expansions over GF(4) , 2001 .

[3]  George S. Taylor,et al.  Improving smart card security using self-timed circuits , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[4]  William B. Toms,et al.  Delay-insensitive, point-to-point interconnect using m-of-n codes , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[5]  Claudio Moraga,et al.  Optimization of GF(4) expressions using the extended dual polarity property , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[6]  Suman Purwar.  An Efficient Method of Computing Generalized Reed-Muller Expansions from Binary Decision Diagram , 1991, IEEE Trans. Computers.

[7]  Radomir S. Stankovic,et al.  Information theoretic approach to minimization of polynomial expressions over GF(4) , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).

[8]  P.J.W. Rayner,et al.  Minimisation of Reed-Muller polynomials with fixed polarity , 1984 .

[9]  Ashur Rafiev,et al.  RTL Implementations of GF(2) and GF(4) Arithmetic Components , 2008 .

[10]  D. Green.  Reed-Muller expansions with fixed and mixed polarities over GF(4) , 1990 .

[11]  S. Rahardja,et al.  Efficient computation of quaternary fixed polarity Reed-Muller expansions , 1995 .

[12]  Zeljko Zilic,et al.  Current-mode CMOS Galois field circuits , 1993, [1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic.

[13]  Alex Yakovlev,et al.  Balancing power signature in secure systems , 2003 .

[14]  Thomas C. Bartee,et al.  Computation with Finite Fields , 1963, Inf. Control..

[15]  Bogdan J. Falkowski,et al.  Quaternary Fixed-Polarity Reed-Muller expansion computation through operations on disjoint cubes and its comparison with other methods , 2005, Comput. Electr. Eng..

[16]  Dragan Jankovic,et al.  Efficient calculation of fixed-polarity polynomial expressions for multiple-valued logic functions , 2002, Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic.