Coupling capacitance in face-to-face (F2F) bonded 3D ICs: Trends and implications

Face-to-face (F2F) is a bonding style in three-dimensional integrated circuits (3D ICs) that bonds ICs by using the top-metal (face) as the bonding side when stacking two ICs. As technology scales in F2F bonding, the distance between the ICs becomes as small as few microns. Due to this shorter distance, significant coupling occurs between these ICs. In this paper, we investigate the impact of coupling capacitance when ICs are bonded in a F2F manner. Using a field-solver-based modeling methodology, we examine three critical areas related to F2F parasitics: (1) physical and process factors that impact F2F coupling capacitance, (2) capacitance error when inter-die interactions are not considered, and (3) the impact of micro-bumps on F2F capacitance. The results indicate that F2F separation distances smaller than 10 microns will lead to significant inter-die capacitive interactions that must be considered when extracting F2F bonded 3D ICs.

[1]  Sung Kyu Lim,et al.  On GPU bus power reduction with 3D IC technologies , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Mitsumasa Koyanagi,et al.  10 µm fine pitch Cu/Sn micro-bumps for 3-D super-chip stack , 2009, 2009 IEEE International Conference on 3D System Integration.

[3]  Kuo-Shu Kao,et al.  Wafer bumping, assembly, and reliability assessment of μbumps with 5μm pads on 10μm pitch for 3D IC integration , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[4]  M. Koyanagi,et al.  3D-LSI technology for image sensor , 2009 .

[5]  Sung Kyu Lim,et al.  On enhancing power benefits in 3D ICs: Block folding and bonding styles perspective , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Chuan Seng Tan,et al.  High-Density 3-D Interconnect of Cu–Cu Contacts With Enhanced Contact Resistance by Self-Assembled Monolayer (SAM) Passivation , 2011, IEEE Transactions on Electron Devices.

[7]  Mitsumasa Koyanagi,et al.  Stacked SOI pixel detector using versatile fine pitch μ-bump technology , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[8]  M. Koyanagi,et al.  High density 3D LSI technology using W/Cu hybrid TSVs , 2011, International Electron Devices Meeting.