Design and analysis of a layer seven network processor accelerator using reconfigurable logic

In this paper, we present an accelerator that is designed to improve performance of network processing applications, particularly layer seven networking applications. The accelerator can easily be integrated in Network Processors. We present the design details of two different FPGA implementations: a design where each task is implemented in the accelerator and another one where the accelerator must be partially reconfigured for different tasks. We also present novel algorithms for important tasks such as tree lookup and pattern matching that utilize the accelerator. We show that the accelerator improves the overall execution time by as much as 20-times for these tasks. We show that the accelerator can improve the execution time of a representative layer seven application by an order of magnitude. Finally, we discuss the effects of reconfiguration time and frequency over the performance of the accelerator.

[1]  John W. Lockwood,et al.  Reprogrammable network packet processing on the field programmable port extender (FPX) , 2001, FPGA '01.

[2]  Richard E. Kessler,et al.  The Alpha 21264 microprocessor , 1999, IEEE Micro.

[3]  Theodore Antonakopoulos,et al.  Reconfigurable Network Processors Based on Field Programmable System Level Integrated Circuits , 2000, FPL.

[4]  Martin Roesch,et al.  SNORT: The Open Source Network Intrusion Detection System 1 , 2002 .

[5]  Michael John Sebastian Smith,et al.  Internet Connected FPL , 2000, FPL.

[6]  Stephen M. Scalera,et al.  The design and implementation of a context switching FPGA , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[7]  Jeffrey M. Srinivasan,et al.  Software/Hardware Reconfigurable Network Processor for Space Networks , 2001 .

[8]  Curtis Villamizar,et al.  OSPF Optimized Multipath (OSPF-OMP) , 1999 .

[9]  Wendong Hu,et al.  NetBench: a benchmarking suite for network processors , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[10]  Ayman I. Kayssi,et al.  FPGA-based Internet Protocol Version 6 router , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[11]  John W. Lockwood,et al.  Reconfigurable Router Modules Using Network Protocol Wrappers , 2001, FPL.

[12]  Steven Trimberger,et al.  A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[13]  Todd M. Austin,et al.  The SimpleScalar tool set, version 2.0 , 1997, CARN.

[14]  Dionisios N. Pnevmatikatos,et al.  Architecture and Application of PLATO, A Reconfigurable Active Network Platform , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[15]  I. Xilinx.  Virtex series configuration architecture user guide , 2000 .

[16]  Axel Jantsch,et al.  A Dynamically Reconfigurable FPGA-Based Content Addressable Memory for Internet Protocol Characterization , 2000, FPL.