Using RRNS Codes for Cluster Faults Tolerance in Hybrid Memories

Hybrid CMOS/non-CMOS memories, in short hybrid memories, have been lauded as future ultra-capacity data memories. Nonetheless, such memories are going to suffer from high degree of cluster faults, which impact their reliability. This paper proposes two modified Redundant Residue Number Systems (RRNS) based error correcting codes to tolerate cluster faults in hybrid memories, namely (i) Three Non-Redundant Moduli RRNS (3NRM-RRNS) and (ii) Two Non-Redundant Moduli RRNS (2NRM-RRNS). Experimental results and analysis show that 3NRM-RRNS and 2NRM-RRNS possess competitive error correction capability to that of Reed-Solomon (RS) and conventional RRNS (C-RRNS), but at lower cost (reduced code size, lower performance penalty). E.g., for 16-bit memory 2NRM-RRNS provides a bit-wise error correction capability up to t=41.5% using 41 bits codeword, whereas RS offers only up to t=33.3% using 48 bits and C-RRNS supports up to t=31.1% using 61 bits. In addition, 2NRM-RRNS is 5.6 times faster than C-RRNS in recovering a correct data, which in turn results in higher speed decoding performance.

[1]  Frederic T. Chong,et al.  Combining static and dynamic defect-tolerance techniques for nanoscale memory systems , 2007, ICCAD 2007.

[2]  Konstantin K. Likharev,et al.  Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges , 2008 .

[3]  D. Strukov,et al.  Prospects for terabit-scale nanoelectronic memories , 2004 .

[4]  Casey M. Jeffery,et al.  Dynamic sparing and error correction techniques for fault tolerance in nanoscale memory structures , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[5]  Tong Zhang,et al.  Defect and Transient Fault-Tolerant System Design for Hybrid CMOS/Nanodevice Digital Memories , 2007, IEEE Transactions on Nanotechnology.

[6]  Shalini Ghosh,et al.  Dynamic Low-Density Parity Check Codes for Fault-tolerant Nanoscale Memory , 2007 .

[7]  H. Krishna,et al.  A coding theory approach to error control in redundant residue number systems. II. Multiple error detection and correction , 1992 .

[8]  Lie-Liang Yang,et al.  Redundant residue number system based error correction codes , 2001, IEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings (Cat. No.01CH37211).

[9]  Mohammad Umar Siddiqi,et al.  Multiple error detection and correction based on redundant residue number systems , 2008, IEEE Transactions on Communications.

[10]  U. Schwalke,et al.  Large-Scale In Situ Fabrication of Voltage-Programmable Dual-Layer High-$\kappa$ Dielectric Carbon Nanotube Memory Devices With High On/Off Ratio , 2008, IEEE Electron Device Letters.

[11]  André DeHon,et al.  Fault tolerant nano-memory with fault secure encoder and decoder , 2007, Nano-Net.

[12]  Piero Maestrini,et al.  Error Correcting Properties of Redundant Residue Number Systems , 1973, IEEE Transactions on Computers.

[13]  A. DeHon,et al.  Nonphotolithographic nanoscale memory density prospects , 2005, IEEE Transactions on Nanotechnology.

[14]  D. Strukov,et al.  Defect-tolerant architectures for nanoelectronic crossbar memories. , 2007, Journal of nanoscience and nanotechnology.