Carbon-nanotube-based voltage-mode multiple-valued logic design

Multivalued logic has always attracted the attention of digital system and logic designers. However, the high-performance and low-power CMOS process, which has been developed over the last two decades, has traditionally assisted successful circuit implementation of binary logic. Consequently, in spite of its large potential multivalued logic design is seldom a circuit designer's choice. This paper presents a novel method of multiple-valued logic design using carbon-nanotube field-effect transistors (CNFETs). The geometry-dependent threshold voltage of CNFETs has been effectively used to design a ternary logic family. We have developed a SPICE-compatible model of ballistic CNFETs that can account for varying geometries and operating conditions. SPICE simulations have been performed on the proposed logic gates, and the transfer characteristics as well as transient behavior have been extensively studied. Finally, a comparison in terms of power and performance of the ternary logic family vis-a/spl grave/-vis traditional complementary field-effect transistor binary logic family has been presented.

[1]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[2]  A. Jain,et al.  CMOS multiple-valued logic design. I. Circuit implementation , 1993 .

[3]  J. Ortega,et al.  CMOS current-mode multivalued PLAs , 1991, IEEE Transactions on Circuits and Systems.

[4]  M. Lundstrom,et al.  Ballistic carbon nanotube field-effect transistors , 2003, Nature.

[5]  Z. K. Tang,et al.  Materials science: Single-walled 4 Å carbon nanotube arrays , 2000, Nature.

[6]  S. Wind,et al.  Carbon nanotube electronics , 2003, Digest. International Electron Devices Meeting,.

[7]  David A. Rich,et al.  A Survey of Multivalued Memories , 1986, IEEE Transactions on Computers.

[8]  S. Wind,et al.  Lateral scaling in carbon-nanotube field-effect transistors. , 2003, Physical review letters.

[9]  Jing Guo,et al.  Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors , 2002, Digest. International Electron Devices Meeting,.

[10]  Mark S. Lundstrom,et al.  A numerical study of scaling issues for Schottky-barrier carbon nanotube transistors , 2003, IEEE Transactions on Electron Devices.

[11]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[12]  H. Dai,et al.  Growth of Single-Walled Carbon Nanotubes from Discrete Catalytic Nanoparticles of Various Sizes , 2001 .

[13]  Jean-Pierre Deschamps,et al.  Synthesis of Discrete Functions Using I2L Technology , 1981, IEEE Transactions on Computers.

[14]  Mark S. Lundstrom,et al.  High-κ dielectrics for advanced carbon-nanotube transistors and logic gates , 2002 .

[15]  Kaushik Roy,et al.  Circuit-compatible modeling of carbon nanotube FETs in the ballistic limit of performance , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[16]  S. Onneweer,et al.  Structural computer-aided design of current-mode CMOS logic circuits , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[17]  L. F. Sun,et al.  Materials: Creating the narrowest carbon nanotubes , 2000, Nature.

[18]  Shoji Kawahito,et al.  A multiplier chip with multiple-valued bidirectional current-mode logic circuits , 1988, Computer.

[19]  S. Datta,et al.  Predicted Performance Advantages of Carbon Nanotube Transistors with Doped Nanotubes as Source/Drain , 2003, cond-mat/0309039.

[20]  Jon T. Butler,et al.  Multiple-valued CCD circuits , 1988, Computer.