Redundant-via enhanced maze routing for yield improvement

Redundant via insertion is a good solution to reduce the yield loss by via failure. However, the existing methods are all post-layout optimizations that insert redundant via after detailed routing. In this paper, we propose the first routing algorithm that considers feasibility of redundant via insertion in the detailed routing stage. Our routing problem is formulated as maze routing with redundant via constraints. The problem is transformed to a multiple constraint shortest path problem, and solved by Lagrangian relaxation technique. Experimental results show that our algorithm can find routing layout with much higher rate of redundant via than conventional maze routing.

[1]  Hai Zhou,et al.  Crosstalk-constrained maze routing based on Lagrangian relaxation , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[2]  Yervant Zorian,et al.  Guest Editors' Introduction: Design for Yield and Reliability , 2004, IEEE Des. Test Comput..

[3]  Hardy Kwok-Shing Leung,et al.  Advanced routing in changing technology landscape , 2003, ISPD '03.

[4]  Anthony J. Walton,et al.  Automated redundant via placement for increased yield and reliability , 1997, Advanced Lithography.

[5]  Louis Scheffer,et al.  Physical CAD changes to incorporate design for lithography and manufacturability , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[6]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.