Redundant-via enhanced maze routing for yield improvement
暂无分享,去创建一个
[1] Hai Zhou,et al. Crosstalk-constrained maze routing based on Lagrangian relaxation , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[2] Yervant Zorian,et al. Guest Editors' Introduction: Design for Yield and Reliability , 2004, IEEE Des. Test Comput..
[3] Hardy Kwok-Shing Leung,et al. Advanced routing in changing technology landscape , 2003, ISPD '03.
[4] Anthony J. Walton,et al. Automated redundant via placement for increased yield and reliability , 1997, Advanced Lithography.
[5] Louis Scheffer,et al. Physical CAD changes to incorporate design for lithography and manufacturability , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).
[6] Naveed A. Sherwani,et al. Algorithms for VLSI Physical Design Automation , 1999, Springer US.