High-temperature DC and RF behaviors of partially-depleted SOI MOSFET transistors
暂无分享,去创建一个
[1] Mohamed A. Osman,et al. Zero-temperature-coefficient biasing point of partially depleted SOI MOSFET's , 1995 .
[2] F. S. Shoucair. Analytical and experimental methods for zero-temperature-coefficient biasing of MOS transistors , 1989 .
[3] J. Colinge. Silicon-on-Insulator Technology: Materials to VLSI , 1991 .
[4] G. Groeseneken,et al. Temperature dependence of threshold voltage in thin-film SOI MOSFETs , 1990, IEEE Electron Device Letters.
[5] F. V. Thome,et al. High-temperature silicon-on-insulator electronics for space nuclear power systems: requirements and feasibility , 1988 .
[7] Denis Flandre,et al. On the Potential 0.2 µm Fully-Depleted SOI for Low-power Mixed and Digital Circuits for Applications up to 225°C , 2003 .
[8] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[9] Ninoslav Stojadinovic,et al. The determination of zero temperature coefficient point in CMOS transistors , 1992 .
[10] D. E. Burk,et al. A temperature-dependent SOI MOSFET model for high-temperature application (27 degrees C-300 degrees C) , 1991 .
[11] N. Fel,et al. A New Approach for SOI Devices Small-Signal Parameters Extraction , 2000 .
[12] J.-P. Raskin,et al. Revised RF Extraction Methods for Deep Submicron MOSFETs , 2008, 2008 European Microwave Integrated Circuit Conference.
[13] V. Kilchytska,et al. On the high-temperature subthreshold slope of thin-film SOI MOSFETs , 2002, IEEE Electron Device Letters.
[14] B. Gentinne,et al. SOI technology for high-temperature applications , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[15] Denis Flandre,et al. Science and Technology of Semiconductor-On-Insulator Structures and Devices Operating in a Harsh Environment , 2005 .
[16] W. R. Henderson,et al. High temperature operation of ISE devices and circuits , 1989, IEEE SOS/SOI Technology Conference.
[17] A. Caddemi,et al. Scalable and multibias high frequency modeling of multi-fin FETs , 2006 .
[18] J. Raskin,et al. Body-Biasing Control on Zero-Temperature-Coefficient in Partially Depleted SOI MOSFET , 2008, 2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.
[19] J.-P. Raskin,et al. Characterization of the Body Node in PD SOI MOSFETs Using Multiport VNA Measurements , 2007, IEEE Transactions on Electron Devices.
[20] J. P. Eggermont,et al. Performances of Soi Cmos Ota Combining Ztc and Gain-boosting Techniques , 1995 .
[21] Ying Li,et al. Operating SOI CMOS technology in extreme environments , 2003, 2003 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2003. Digest of Papers..
[22] J. Raskin,et al. Accurate SOI MOSFET characterization at microwave frequencies for device performance optimization and analog modeling , 1998 .
[23] Theodore I. Kamins,et al. Device Electronics for Integrated Circuits , 1977 .
[24] J. Hauser,et al. Electron and hole mobilities in silicon as a function of concentration and temperature , 1982, IEEE Transactions on Electron Devices.
[25] S. Mason. Power Gain in Feedback Amplifier , 1954 .